On-line testing of statically and dynamically scheduled synthesized systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 1, 1997, Pages 47-57

  Brown, Andrew D ^a   Baker, Keith R ^a   Williams, Alan J C ^a  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

Synthesis; Test

Indexed keywords

AUTOMATIC TESTING; DIGITAL INTEGRATED CIRCUITS; GRAPH THEORY; RELIABILITY; STATISTICS;

ONLINE TESTING; SYNTHESIZED SYNCHRONOUS SYSTEM;

INTEGRATED CIRCUIT TESTING;

EID: 0030705777     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.559331     Document Type: Article

References (21)

1. V. Chickermane, J. Lee, and J. H. Patel, "Addressing design for testability at the architectural level," IEEE Trans. Computer-Aided Design, vol. 13, no 7, pp. 920-934, July 1994.
2. C. H. Chen, T. Karnik, and D. G. Saab, "Structural and behavioral synthesis for testability techniques," IEEE Trans. Computer-Aided Design, vol. 13, no. 6, June 1994.
3. M. Potkonjak, S. Dey, and R. K. Roy, "Considering testability at behavioral level: Use of transformations for partial scan cost minimization under timing and area constraints," IEEE Trans. Computer-Aided Design, vol. 14, no. 5, pp. 531-546, May 1995.
4. S. Dey and M. Potkonjak, "Transforming behavioral specification to facilitate synthesis of testable designs," Proc. 1994 Int. Test Conf., IEEE cat 94CH3483-5, pp. 184-193.
5. M. Potkonjak, S. Dey, and R. K. Roy, "Behavioral synthesis of area efficient testable designs using interaction between hardware sharing and partial scan," IEEE Trans. Computer-Aided Design, vol. 14, no. 9, pp. 1141-1154, 1995.
6. W. B. Jone and C. A. Papachristou, "A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits," IEEE Trans. Computer-Aided Design, vol. 14, no. 3, pp. 374-384, 1995.
7. A. Orailoglu and R. Karri, "Defect tolerant layout synthesis," Int. J. Electron., vol. 76, no. 6, pp. 1121-1133, 1994.
8. A. Orailoglu and R. Karri, "Synthesis of fault-tolerant and real-time microarchitectures," J. Sys. Softw., vol. 25, no. 1, pp. 73-84, 1994.
9. K. R. Baker, A. J. Currie, and K. G. Nichols, "Multiple objective optimization in a behavioral synthesis system," Proc. Inst. Elect. Eng., vol. 140, no. 4, pp. 253-260, Aug. 1993.
10. K. R. Baker, A. D. Brown, and A. J. Currie, "Optimization efficiency in behavioral synthesis," Proc. Inst. Elect. Eng., vol. 141, no. 5, pp. 399-406, Oct. 1994.
11. Z. Peng and K. Kuchcinski, "Automated transformation of algorithms into register-transfer level implementations," IEEE Trans. Computer-Aided Design, vol. 13, no. 2, pp. 150-168, Feb. 1994.
12. R. A. Rutenbar, "Simulated annealing algorithms: An overview," IEEE Circuits and Devices Mag., pp. 19-26, Jan. 1989.
13. S. Kirkpatrick, C. D. Gelatt Jr., and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 13, 1983.
14. K. R. Baker, "Multiple objective optimization of data and control paths in a behavioral silicon compiler," Ph.D. dissertation, Univ. Southampton, Southampton, Hants., U.K., 1992.
15. M. Potkonjak and J. Rabaey, "Optimizing resource utilization using transformations," IEEE Trans. Computer-Aided Design, vol. 13, no. 3, Mar. 1994.
16. TransTest User Guide, Version 1.0, TransEDA Ltd., 1992.
17. D. Mukherjee, M. Pedram, and M. Breuer, "Control strategies for chipbased DFT/BIST hardware," Proc. Int. Test Conf., Oct. 1994, pp. 893-902.
18. K. R. Baker and A. D. Brown, "Incorporation of testability into a behavioral synthesis system," submitted to IEE Proc. Circuits, Devices and Systems, submitted for publication.
19. B. R. Wilkins, Testing Digital Circuits: An Introduction. London, U.K.: Van Nostrand Reinhold, 1986.
20. R. Gage, "Structured CBIST in ASICS," Proc. Int. Test Conf., Oct. 1993, pp. 332-338.
21. T. Damarla and A. Sathaye, "Applications of one-dimensional cellular automata and linear feedback shift registers for pseudo-exhaustive testing," IEEE Trans. Computer-Aided Design, vol. 12, no. 10, pp. 1580-1591, Oct. 1993.