SPA - A synthesisable amulet core for smartcard applications

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2002, Pages 201-210

  Plana, L A ^a   Riocreux, P A ^a   Bainbridge, W J ^a   Bardsley, A ^a   Garside, J D ^a   Temple, S ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; SMART CARDS;

COMPATIBLE PROCESSORS; DUAL-RAIL LOGIC; PERFORMANCE; PROCESSOR CORES; SELF-TIMED; SENSITIVE DEVICES; SMART-CARD APPLICATION; SMART-CARD CHIPS; SMARTCARD-APPLICATIONS; SYNTHESISED;

SYSTEM-ON-CHIP;

EID: 77957956814     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Woods, J.V., Day, P., Furber, S.B., Garside, J.D., Paver, N.C. and Temple, S., "AMULET1: An Asynchronous Microprocessor", IEEE Trans. Computers, 46 (4), April 1997, pp. 385-398. ISSN 0018-9340.
2. Furber, S.B., Garside, J.D., Riocreux, P., Temple, S., Day, P. Liu, J., Paver, N.C. "AMULET2e: An Asynchronous Embedded Controller", Proceedings of the IEEE, volume 87, number 2 (February 1999), pp. 243-256 ISSN 0018-9219
3. Furber, S.B., Edwards, D.A. and Garside, J.D., "AMULET3: a 100 MIPS Asynchronous Embedded Processor", Proc. ICCD'00, Austin, Texas, September 17-20 2000, pp. 329-334, ISSN 1063-6404, ISBN 0-7695-0801-4.
4. Furber, S.B., "ARM System-on-Chip Architecture", Addison Wesley, 2000. ISBN 0-201-67519-6.
5. van Berkel, K. "Handshake Circuits - An asynchronous architecture for VLSI programming", Cambridge International Series on Parallel Computers 5, Cambridge University Press, 1993.
6. van Gageldonk, H., Baumann, D., van Berkel, K., Gloor, D., Peeters, A, Stegmann, G., "An asynchronous low-power 80C51 microcontroller". Proc. Async'98, San Diego, March 1998, pp 96-107.
7. Bardsley, A. "Implementing Balsa Handshake Circuits", PhD Thesis, University of Manchester, 2000, (http://www.cs.man.ac.uk/amulet/ publications/thesis/bardsley00-phd.html)
8. http://www.cs.man.ac.uk/pub/amulet/projects/balsa
9. Garside, J.D., Bainbridge, W.J., Bardsley, A., Clark, D.M., Edwards, D.A., Furber, S.B., Liu, J., Lloyd, D.W., Mohammadi, S., Pepper, J.S., Petlin, O., Temple, S., Woods J.V., "AMULET3i - an Asynchronous System-on-Chip", Proc. Async 2000, April 2000, pp. 162-175, IEEE Computer Society Press, ISSN 1522-8681, ISBN 0-7695-0586-4
10. Bardsley, A., Edwards, D. A., "Synthesising an asynchronous DMA controller with Balsa", Journal of Systems Architecture 46 (2000) pp 1309-1319.
11. Bainbridge, W.J., Furber, S. "Delay Insensitive System-on-Chip Interconnect Using 1-of-4 Data Encoding", Proc. Async 2001, March 2001, pp. 118-126. IEEE Computer Society Press, ISSN 1522-8681, ISBN 0-7695-1034-4
12. Bainbridge, W.J., "Asynchronous System-on-Chip Interconnect", PhD Thesis, Dept. of Computer Science, University of Manchester, 2000. (http://www.cs.man.ac.uk/amulet/publications/thesis/bainbridge00-phd.html)
13. ISO/IEC 7816-3: 1997, "Identification Cards - Integrated Circuit(s) with Contacts - Part 3: Electronic Signals and Transmission Protocols", International Standards Organisation.
14. Garside, J.D., Furber, S.B., Chung, S-H. "AMULET3 Revealed" Proc. Async'99, Barcelona, April 1999, pp. 51-59.
15. Jaggar, D., Seal, D., "ARM Architecture Reference Manual", Addison Wesley Publishing Company. 2000, ISBN: 020173719
16. Furber, S.B., Efthymiou, A., Garside, J.D., Lloyd, D.W., Lewis, M.J.G. and Temple, S., "Power Management in the Amulet Microprocessors", IEEE Design and Test of Computers 18 (2) special issue on Dynamic Power Management of Electronic Systems (Ed. E. Macii), March-April 2001, pp. 42-52. ISSN 0740-7475. (Pubitemid 32293327)
17. Kocher, P., Jaffe, J., Jun, B., "Introduction to Differential Power Analysis and Related Attacks", Technical Report, Cryptography Research, 1998.
18. Sparsø, J., Staunstrup, J. "Delay Insensitive Multi Ring Structures. Integration", The VLSI Journal. Vol. 15. 1993.
19. Yu, Z. C., Furber, S.B., Defeating Power Analysis, Proceedings of the 9th UK Asynchronous Forum, Cambridge, 18-19 Dec 2000