Is SOI CMOS a promising technology for SOCs in high frequency range?

Proceedings - Electrochemical Society

Volumn PV 2005-03, Issue , 2005, Pages 331-344

  Raynaud, C ^a   Gianesello, F ^d   Tinella, C ^d   Flatresse, P ^d   Gwoziecki, R ^a   Touret, P ^a   Avenier, G ^d   Haendler, S ^d   Gonnard, O ^d   Gouget, G ^d   Labourey, G ^d   Pretet, J ^d   Marin, M ^d   Di Frenza, R ^d   Axelrad, D ^a   Delatte, P ^b   Provins, G ^d   Roux, J ^d   Balossier, E ^d   Vildeuil, J C ^d   Boret, S ^d   Van Haaren, B ^d   Chevalier, P ^d   Boissonnet, L ^d   Schwartzmann, T ^d   Chantre, A ^d   Gloria, D ^d   De Foucauld, E ^a   Scheer, P ^d   Pavageau, C ^c   Dambrine, G ^c   more..

^a CEA LETI   (France)

^b CISSOID   (France)

^c INSTITUT D ELECTRONIQUE   (France)

^d STMICROELECTRONICS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 29244438798     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. M. Vanmackelberg, "90 nm SOI-CMOS of 150GHz Fmax and 0.8dB NFmin @ 6GHz for SoC" SOI Conf. 2002.
2. S. Montusclat, F. Gianesello, D. Gloria, C. Clement, S. Boret, S. Tedjini, "Low Loss Integrated Transmission Line Development State of the Art and Scalable Modeling on Silicon for Applications up to 80 GHz " submitted to MTT 2005.
3. F. Gianesello, C. Raynaud, S. Montusclat, D. Gloria, S. Boret, C. Clément, B. Van-Haaren, C. Tinella, D. Belot, Ph. Benech, G. Dambrine and J.M. Fournier, "Composants passifs intégrés en technologie CMOS 130 nm SOI Haute Résistivité" submitted to JNM 2005.
4. I. Rahim, I. Lim, J. Foerstner, and B. Y. Hwang, "comparison of SOI versus bulk silicon substrate crosstalk properties for mixed-mode ICs" in Proc. IEEE Int. SOI Conf., 1992, pp. 170-171.
5. J. P. Raskin, A. Viviani, D. Flandre, J.P. Colinge, "Substrate crosstalk reducing using SOI technology" in Proc. IEEE Int. SOI Conf., 1992, pp. 170-171.
6. S. Boret, PhD Thesis, «circuits intégrés monolithique en technologie coplanaire pour applications de réception jusqu' à 110 GHz », September 1999./
7. V. Kilchytska and al., "Influence of device engineering on analog and RF performances of SOI MOSFETs" IEEE Trans. On Elect. Devices., vol 50, No.3, March 2003, pp. 577-588.
8. E. Simoen and C. Clays, "The low-frequency noise behaviour of silicon-on-insulator technologies" Solid-State Electronics, Vol 39, No7, pp. 949-960, 1996.
9. F. Dieudonné, S. Haendler; Jalal Jomaah and Francis Balestra, "Low frequency noise and hot-carrier reliability in advanced SOI MOSFETs" Solid-State Electronics, Vol. 48, pp. 985-997,2004.
10. K. Lakshmikumar et al., Characterization and modeling of mismatch in MOS transistors for precision analog design, IEEE Journal of Solid State Circuits, vol. 21, p. 1057, 1986.
11. M. Pelgrom et al., Matching properties of MOS transistors, IEEE Journal of Solid State Circuits, vol. 24, p. 1433, 1989.
12. P. Chevalier et al., BCTM Tech. Dig., p. 225 (2004)
13. J. Cai et al, BCTM Tech. Dig. , p. 215 (2003)
14. BSIMSOI2.2 Mosfet Model User Manual" BSIM Group, February 2001, Departement of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA94720.
15. Operation and modeling of the MOS Transistor, Yannis Tsividis, Columbia University, Second Edition, ISBN 0-07-116791-9.
16. I. Rahim, I. Lim, J. Foerstner, and B. Y. Hwang, "comparison of SOI versus bulk silicon substrate crosstalk properties for mixed-mode ICs " in Proc. IEEE Int. SOI Conf., 1992, pp. 170-171.
17. A. Hajimiri, "Design Issues in CMOS Differential LC Oscillators " JSSC, vol. 34, pp. 717-724, May 1999.
18. C. Samori, "A -94dBc/Hz @ 100kHz, fully-integrated, 5GHz, CMOS VCO with 18% tuning range for Bluetooth application " CICC 2001, pp. 201-204.
19. J. Maget, "Influence of novel MOS varactors on performance of a fully-integrated UMTS VCO in standard 0.25-̈m CMOS technology, " JSSC. vol. 37, 953-958, Jul. 2002.
20. F. Svelto, "A 1 mA, -120.5 dBc/Hz at600 kHz from 1.9 GHz fully tuneable LC CMOS VCO," CICC 2000, 577-580.
21. J. Kucera, "Wide-band BiCMOS VCO for GSM/UMTS direct conversion receivers, " ISSCC 2001, pp. 374-375.
22. N. Fong,"Design of Wide-Band CMOS VCO for Multiband Wireless LAN Applications" JSSC, vol. 38, 1333-1342, Aug. 2003.
23. D. Axelrad, E. de Foucauld, P.Vincent, M. Belleville, and F. Gaffiot, "10GHz low phase noise fully integrated VCOs in 130nm high resistivity CMOS/SOI for 40Gbit/s datacom," 2004 IEEE Int. SOI Conf. pp. 174-176, October 2004.
24. Lin Jia: Jian-Guo Ma; Kiat Seng Yeo and Manh Anh Do; "9.3-10.4-GHz- band cross-coupled complementary oscillator with low phase-noise performance," Microwave Theory and Techniques, IEEE Transactions on , Volume: 52 , Issue: 4 , Pages: 1273 - 1278, April 2004,
25. Zheng Gu; Bartsch, B.; Thiede, A.: Rui Tao; Zhi-Gong Wang; "Fully integrated 10 GHz CMOS LC VCOs," Microwave Conference, 2003. 33rd European , Volume: 2 , 7-9, Pages:583 - 586 vol.2, Oct. 2003
26. Tiebout, M.; "Physical scaling of integrated inductor layout and model and its application to WLAN VCO design at 11GHz and 17GHz Circuits and Systems," 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, Volume: 1 , 25-28, Pages: I-637 - I-640 vol. 1, May 2003
27. Perraud, L.; Bonnot, J.-L.; Sornin, N.; Pinatel, C.; "Fully integrated 10 GHz CMOS VCO for multiband WLAN applications" European Solid-State Circuits. 2003. ESSCIRC '03. Conference on , 16-18, Pages:353 - 356, Sept. 2003
28. T.H. Lee The Design of CMOS Radio Frequency Integrated Circuits, Cambridge, U.K.: Cambridge Univ. Press 1998.
29. Zhenbiao Li, H. Yoon, F.-J. Huang and K. K.O, "5.8-GHz CMOS T/R Switches with High and Low Substrate Resistances in a 0.18-mm CMOS process. " IEEE Microwave and Wireless Components Lett., vol. 13, No. 1, pp. 1-3, January 2003
30. T. Ohnakado et al. "A 1.4 dB Insertion Loss, 5 GHz Transmit/Receive Switch Utilizing Novel Depletion Layer Extended Transistors (DETs) in 0.18μm CMOS Process," 2002 Symposium on VLSI Technology Digest of Techn. Papers.
31. H. Komurasaki et al "2.4 GHz Band CMOS RF Front End Building Blocks at a 1.8 V Supply," IEICE Trans. Fundamentals, vol. E85-A, Feb. 2002.