Compiler-Directed Proactive Power Management for Networks

CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2005, Pages 137-146

  Li, Feihui ^a   Chen, Guangyu ^a   Kandemir, Mahmut ^a   Irwin, Mary Jane ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Compiler; Low power; Network; Proactive

Indexed keywords

COMMUNICATION SYSTEMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; MICROPROCESSOR CHIPS; TELECOMMUNICATION LINKS; TELECOMMUNICATION TRAFFIC;

COMPILER; LOW POWER; PROACTIVE;

PARALLEL PROCESSING SYSTEMS;

EID: 29144529796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1086297.1086316     Document Type: Conference Paper

References (33)

1. N. AbouGhazaleh, B. Childers, D. Mosse, R. Melhem, and M. Craven. Energy management for real-time embedded applications with compiler support. In Proc. the ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, 2003.
2. A. Agarwal. Limits on interconnection network performance. IEEE Trans. on Parallel and Distr. Systems, 2(4), Oct. 1991.
3. S. P. Amarasinghe and M. S. Lam. Communication optimization and code generation for distributed memory machines. In Proc. the ACM SIGPLAN Conference on Programming Language Design and Implementation, 1993.
4. ARM.. http://www.arm.com/.
5. T. M. Austin. The SimpleScalar/ARM toolset. http://www.eecs.umich.edu/ taustin/simplescalar.
6. L. Benini and G. D. Micheli. Powering networks on chips: energy-efficient and reliable interconnect design for SoCs. In Proc. the 14th Int. Symp. on Systems Synthesis, 2001.
7. L. N. Chakrapani, P. Korkmaz, I. V. J. Mooney, K. V. Palem, K. Puttaswamy, and W. F. Wong. The emerging power crisis in embedded processors: what can a poor compiler do? In Proc. of the Int. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2001.
8. X. Chen and L.-S. Peh. Leakage power modeling and optimization in interconnection networks. In Proc. the Int. Symp. on Low Power and Electronics Design, Aug. 2003.
9. W. J. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Trans. on Computers, 39(6), June 1990.
10. J. B. Duato, S. Yalamanchili, and L. Ni. Interconnection networks. Morgan Kaufmann (pubs), 2002.
11. N. Eisley and L.-S. Peh. High-level power analysis of on-chip networks. In Proc. the 7th Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, Sept. 2004.
12. P. Gupta, L. Zhong, and N. K. Jha. A high-level interconnect power model for design space exploration. In Proc. the IEEE/ACM Int. Conf. on Computer-Aided Design, 2003.
13. S. Hiranandani, K. Kennedy, and C.-W. Tseng. Compiling Fortran D for MIMD distributed-memory machines. Communications of the ACM, 35(8), Aug. 1992.
14. J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005.
15. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye. Influence of compiler optimizations on system power. In Proc. of the 37th conference on Design automation, 2000.
16. E. J. Kim, K. H. Yum, G. Link, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, M. Yousif, and C. R. Das. Energy optimization techniques in cluster interconnects. In Proc. the Int. Symp. on Low Power Electronics and Design, Aug. 2003.
17. J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff. Energy characterization of a tiled architecture processor with on-chip networks. In Proc. ISLPED, 2003.
18. G. Memik and W. H. Mangione-Smith. Increasing power efficiency of multi-core network processors through data filtering. In Proc. of the Int. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2002.
19. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proc. the Fifth Int. Conf. on Architectural Support for Programming Languages and Operating Systems, 1992.
20. C. S. Patel. Power constrained design of multiprocessor interconnection networks. In Proc. the Int. Conf. on Computer Design, Washington, DC, USA, 1997.
21. R. H. Patterson, G. A. Gibson, E. Ginting, D. Stodolsky, and J. Zelenka. Informed prefetching and caching. In Proc. the Fifteenth ACM Symp. on Operating Systems Principles, 1995.
22. P. Petrov and A. Orailoglu. Compiler-based register name adjustment for low-power embedded processors. In Proc. the IEEE/ACM Int. Conf., on Computer-aided design, 2003.
23. V. Raghunathan, M. B. Srivastava, and R. K. Gupta. A survey of techniques for energy efficient on-chip communication. In Proc. the 40th Conf. on Design Automation, 2003.
24. D. A. Reed and D. C. Grunwald. The performance of multicomputer interconnection networks. IEEE Transaction on Computers, 20(6), June 1987.
25. A. Rogers and K. Pingali. Process decomposition through locality of reference. In Proc. the ACM SIGPLAN Conference on Programming Language Design and Implementation, 1989.
26. G. Roth, J. Mellor-Crummey, K. Kennedy, and R. G. Brickner. Compiling stencils in high performance fortran. In Proc. the ACM/IEEE Conference on Supercomputing, 1997.
27. L. Shang, L.-S. Peh, and N. K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. HPCA, Feb. 2003.
28. V. Soteriou and L.-S. Peh. Design space exploration of power-aware on/off interconnection networks. In Proc. the 22nd Int. Conf. on Computer Design, Oct. 2004.
29. SUIF. Stanford University Intermediate Format. http://suif.stanford.edu/.
30. C.-W. Tseng. An optimizing Fortran D compiler for MIMD distributed-memory machines. PhD thesis, Dept. of Computer Science, Rice University, Jan. 1993.
31. H.-S. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc. the 36th International Symposium on Microarchitecture, San Diego, USA, 2003.
32. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: A power-performance simulator for interconnection networks. In Proc. the 35th Int. Symp. on Microarchitecture, Nov. 2002.
33. M. Wolfe. Parallelizing compilers. ACM Comput. Surv., 28(1), 1996.