Cache refill/access decoupling for vector machines

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 331-342

  Batten, Christopher ^a   Krashinsky, Ronny ^a   Gerding, Steve ^a   Asanović, Krste ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE REFILL; COMPUTER-INTENSIVE APPLICATIONS; MEMORY LATENCY; VECTOR MACHINES;

BANDWIDTH; COMPUTER HARDWARE; COMPUTER SCIENCE; DYNAMIC RANDOM ACCESS STORAGE; INTERFACES (COMPUTER); LEARNING SYSTEMS; THROUGHPUT; VECTORS;

BUFFER STORAGE;

EID: 15044356791     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.9     Document Type: Conference Paper

References (30)

1. D. Abts, S. Scott, and D. J. Lilja. So many states, so little time: Verifying memory coherence in the Cray XI. In IPDPS, Apr 2003.
2. J.-L. Baer and T.-F. Chen. An effective on-chip preloading scheme to reduce data access penalty. In ICS, 1991.
3. D. Bhandarkar and R. Brunner. VAX vector architecture. In ISCA-17, 1990.
4. S. Ciricescu et al. The reconfigurable streaming vector processor (RSVP). In MICRO-36, pages 141-150, Dec 2003.
5. Cray. Vector and scalar data cache for a vector multiprocessor. U.S. Patent 6,665,774, Dec 2003.
6. D. H. Brown Associates, Inc. Cray launches X1 for extreme supercomputing, Nov 2002.
7. J. Dundas and T. Mudge. Improving data cache performance by pre-executing instructions under a cache miss. In Proc. ICS, pages 68-75, Jul 1997.
8. R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In 1SCA-29, 2002.
9. R. Espasa and M. Valero. Decoupled vector architectures. In HPCA-2, Feb 1996.
10. R. Espasa, M. Valero, and J. E. Smith. Out-of-order vector architectures. In MICRO-30, Dec 1997.
11. G. Faanes. A CMOS vector processor with a custom streaming cache. In Proc. Hot Chips 10, Aug 1998.
12. J. W. C. Fu and J. H. Patel. Data prefetching in multiprocessor vector cache memories. In ISCA-18, May 1991.
13. N. Jayasena et al. Stream register files with indexed access. In HPCA-10, page 60, Feb 2004.
14. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In ISCA-17, 1990.
15. R. E. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2):24-36, Mar/Apr 1999.
16. B. Khailany et al. Imagine: Media processing with streams. IEEE Micro, Mar/Apr 2001.
17. K. Kitagawa, S. Tagaya, Y. Hagihara, and Y. Kanoh. A hardware overview of SX-6 and SX-7 supercomputer. NEC Research & Development Journal, 44(1):2-7, Jan 2003.
18. C. Kozyrakis and D. Patterson. Overcoming the limitations of conventional vector processors. In ISCA-30, Jun 2003.
19. R. Krashinsky et al. The vector-thread architecture. In JSCA-31, Jun 2004.
20. D. Kroft. Lockup-free instruction fetch/prefetch cache organization. In ISCA-8, pages 81-87, May 1981.
21. O. Mutlu et al. Runahead execution: An effective alternative to large instruction windows. IEEE Micro, Nov/Dec 2003.
22. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In ISCA-21, pages 24-33, 1994.
23. R. M. Russel. The Cray-1 Computer System. CACM, 21(1):63-72, Jan 1978.
24. V. Santhanam, E. H. Gornish, and W.-C. Hsu. Data prefetching on the HP PA-8000. In ISCA-24, pages 264-273, 1997.
25. S. Scott. Supercomputing past, present, and future. ICS-18 Keynote Address, Jun 2004.
26. J. E. Smith. Decoupled access/execute computer architecture. In ISCA-9, 1982.
27. J. E. Smith. Dynamic instruction scheduling and the Astronautics ZS-1. IEEE Computer, 22(7):21-35, 1989.
28. S. G. Tucker. The IBM 3090 system: An Overview. IBM Systems Journal, 25(1):4-19, 1986.
29. T. Watanabe. Architecture and performance of NEC supercomputer SX system. Parallel Computing, 5:247-255, 1987.
30. S. P. V. Wiel and D. J. Lilja. When caches aren't enough: Data prefetching techniques. IEEE Computer, 30(7):23-30, Jul 1997.