Rapid embedded hardware/software system generation

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2005, Pages 111-116

  Peddersen, Jorgen ^a,b   Shee, Seng Lin ^a,b   Janapsatya, Andhi ^a   Parameswaran, Sri ^a,b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b CSIRO   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; PROGRAM PROCESSORS;

INSTRUCTION SET; PROCESSOR GENERATION; PROCESSOR SIZE; SYSTEM GENERATION;

EMBEDDED SYSTEMS;

EID: 27644466199     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, A. Kitajima, and M. Imai, "PEAS-III: an ASIP design environment," in Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, (Austin, TX, USA), pp. 430-436, 2000.
2. "Xtensa Processor." Tensilica Inc. (http://www.tensilica.com).
3. "ARCtangent." ARC International (http://www.arc.com).
4. "Jazz DSP." Improv Inc. (http://www.improvsys.com).
5. "Altera Nios Processor." Altera Corp. (http://www.altera.com).
6. "SP-5flex." 3DSP Corp. (http://www.3dsp.com).
7. N. Cheung, J. Henkel, and S. Parameswaran, "Rapid configuration & instruction selection for an ASIP: A case study," in DATE'03, (Messe Munich, Germany), pp. 802-807, IEEE Computer Society, Los Alamitos, California, 2003.
8. J. Cong, Y. Fan, G. Han, and Z. Zhang, "Application-specific instruction generation for configurable processor architectures," in Proceeding of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, (Monterey, California, USA), pp. 183-189, ACM Press, New York, NY, USA, 2004.
9. N. Cheung, S. Parameswaran, J. Henkel, and J. Chan, "MINCE: Matching instructions using combinational equivalence for extensible processor," in DATE'04, vol. 2, (CNIT La Dfense, Paris, France), pp. 1020-1025, IEEE Computer Society, Los Alamitos, California, 2004.
10. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Custom-instruction synthesis for extensible-processor platforms," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 2, pp. 216-228, 2004.
11. P. Mishra, A. Kejariwal, and N. Dutt, "Synthesis-driven exploration of pipelined embedded processors," in VLSID'04, pp.921-926, 2004.
12. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: an infrastructure for computer system modeling," Computer, vol. 35, no. 2, pp. 59-67, 2002.
13. I.-J. Huang and A. M. Despain, "Synthesis of application specific instruction sets," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 6, pp. 663-675, 1995.
14. H. Choi, J.-S. Kim, C.-W. Yoon, I.-C. Park, S. H. Hwang, and C.-M. Kyung, "Synthesis of application specific instructions for embedded dsp software," IEEE Transactions on Computer, vol. 48, no. 6, pp. 603-614, 1999.
15. "Application to silicon: Understanding the improv methodology," white paper, Improv Systems Inc., June 2001.
16. "ASIP Meister." ASIP Meister (http://www.edameister.org/asip- meister).
17. S. Kobayashi, K. Mita, Y. Takeuchi, and M. Imai, "Rapid prototyping of JPEG encoder using the ASIP development system: PEAS-III," in ICASSP, vol. 2, pp. 485-488, 2003.
18. K. Küçükçakar, "An ASIP design methodology for embedded systems," in Proceedings of the Seventh International Workshop on Hardware/Software Codesign, (Rome, Italy), pp. 17-21, 1999.
19. M. K. Jain, M. Balakrishnan, and A. Kumar, "ASIP design methodologies: survey and issues," in Proceedings of the International Conference on VLSI Design, (Bangalore, India), pp. 76-81, 2001.
20. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau, "EXPRESSION: a language for architecture exploration through compiler/simulator retargetability," in DATE'99, (Munich, Germany), pp. 485-490, 1999.
21. P. Mishra, A. Kejariwal, and N. Dutt, "Rapid exploration of pipelined processors through automatic generation of synthesizable rtl models," in Workshop of Rapid System Prototyping (RSP), 2003.
22. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 3rd ed., 2003.
23. A. Kejariwal, P. Mishra, J. Astrom, and N. Dutt, "HDLGen: Architecture description language driven HDL generation for pipelined processors," technical report, Center for Embedded Computer Systems, University of California, Irvine, CA 92697, USA, February 2003.
24. D. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0," user manual, SimpleScalar LLC, 1997.
25. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Media-bench: A tool for evaluating and synthesizing multimedia and communications systems," in Proceedings of the Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, (Research Triangle Park, NC USA), pp. 330-335, 1997.
26. "Synoposys Design Compiler." Synopsys Design Compiler (http://www.synopsys.com).