Rapid prototyping of JPEG encoder using the ASIP development system: PEAS-III

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 2, Issue , 2003, Pages 485-488

  Kobayashi, Shinsuke ^a   Mita, Kentaro ^a   Takeuchi, Yoshinori ^a   Imai, Masaharu ^a  

^a OSAKA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; IMAGE CODING; PROGRAM COMPILERS;

EXECUTION CYCLES;

RAPID PROTOTYPING;

EID: 0141788669     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. J. Sato, A. Y. Alomary, Y. Honma, T. Nakato, A. Shiomi, N. Hikichi, and M. Imai, "PEAS-I: A Hardware/Software Codesign System for ASIP Development," IEICE Trans. Fundamentals, vol. E77-A, no, 3, pp. 483-491, Mar. 1994.
2. B. Shackleford, M. Yasuda, E. Okushi, H. Koizumi, H. Tomiyama, and H. Yasuura, "Satsuki: An Integrated Processor Synthesis and Compiler Generation System," IEICE Trans. Inf. & Syst., vol. E79-D, no. 10, pp. 1373-1381, Oct. 1996.
3. Jin-Hyuk Yang, Byoung-Woon Kim, Sang-Jun Nam, Jang-Ho Cho, Sung-Won Seo, Chang-Ho Ryu, et al., "MetaCore: An Application Specific DSP Development System," in 35th DAC, 1998, pp. 800-803.
4. Raul Campasano and Jörg Wilberg, "Embedded System Design, " Design Automation for Embedded Systems, vol. 1, no. 1-2, pp. 5-50, Jan. 1996.
5. Tensilica, "Xtensa," http://www.tensilica.com.
6. Andreas Fauth, "Beyond tool-specific machine descriptions," in Code Generation for Embedded Processors. 1995, pp. 138-152, Kluwer Academic Publishers.
7. George Hadjiyiannis, Pietro Russo, and Srinivas Devadas, "A methodology for accurate performance evaluation in architecture exploration," in 36th Design Automation Conference, June 1999, pp. 927-932.
8. Stefan Pees, Andreas Hoffmann, Vojin Zivojnovic, and Heinrich Meyr, "LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architecture," in 36th Design Automation Conference, 1999, pp. 933-938.
9. Pierre O. Paulin, Clifford Liem, Trevor C. May, and Shailesh Sutawala, "Flexware: A flexible firmware development environment for embedded systems," in Code Generation for Embedded Processors, 1995, pp. 65-84.
10. Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare, Nikil Dutt, and Alex Nicolau, "EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability," in DATE 99, Mar. 1999, pp. 485-490.
11. T. Morimoto, K. Saito, H. Nakamura, T. Boku, and K. Nakazawa, "Advanced Processor Design Using Hardware Description Language AIDL," in ASP-DAC'97, 1997, pp. 387-390.
12. M. Hamabe, A. Nose, N. Togawa, M. Yanagisawa, and T. Ohtsuki, "A Generation System for Hardware Description of Pipelined Processors," in Tech. Report of IEICE, VLD97-117, 1997, pp. 33-40, (in Japanese).
13. Makiko Itoh, Shigeaki Higaki, Jun Sato, Akichika Shiomi, Yoshinori Takeuchi, Akira Kitajima, and Masaharu Imai, "PEAS-III: An ASIP design environment," in Proceedings of 2000 IEEE International Coherence on Computer Design: VLSI in Computers & Processors (ICCD2000), Sept. 2000, pp. 430-436.
14. Shinsuke Kobayashi, Kentaro Mita, Yoshinori Takeuchi, and Masaharu Imai, "Design Space Exploration for DSP Applications using the ASIP Development System PEAS-III," in Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing, May 2002, vol. 3, pp. 3168-3171.
15. W. H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., pp. 1004-1009, 1977.