Energy-effectiveness of pre-execution and energy-aware p-thread selection

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 322-333

  Petric, Vlad ^a   Roth, Amir ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLE-LEVEL PERFORMANCE; ENERGY SIMULATIONS; MICROARCHITECTURAL LATENCY; PRE-EXECUTION SYSTEMS;

BENCHMARKING; COMPUTER SIMULATION; ENERGY UTILIZATION; MATHEMATICAL MODELS;

COMPUTER ARCHITECTURE;

EID: 27544460107     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.27     Document Type: Conference Paper

References (25)

1. D. Brooks, V. Tiwari, and M. Martonosi. "Wattch: A Frame-work for Architectural Level Power Analysis and Optimizations." In ISCA-27, Jun. 2000.
2. D. Burger and T. Austin. "The SimpleScalar Tool Set, Version 2.0." Technical Report CS-TR-97-1342, University of Wisconsin-Madison, Jun. 1997.
3. R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. "Simultaneous Subordinate Microthreading (SSMT)." In ISCA-26, May 1999.
4. R. Chappell, F. Tseng, A. Yoaz, and Y. Patt. "Difficult Path Branch Prediction using Subordinate Microthreads." In ISCA-29, May 2002.
5. R. Chappell, F. Tseng, A. Yoaz, and Y. Pan. "Microarchitectural Support for Pre-Computation Microthreads." In MICRO-35, Nov. 2002.
6. J. Collins, D. Tullsen, H. Wang, and J. Shen. "Dynamic Speculative Precomputation." In MICRO-34, Dec. 2001.
7. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, and J. Shen. "Speculative Pre-Computation: Long Range Prefetching of Delinquent Loads." In ISCA-28, Jul. 2001.
8. B. Fields, R. Bodik, M. Hill, and C. Newburn. "Using Interaction Costs for Microarchitectural Bottleneck Analysis." In MICRO-36, Dec. 2003.
9. B. Fields, S. Rubin, and R. Bodik. "Focusing Processor Policies via Critical Path Prediction." In ISCA-27, Jul. 2001.
10. R. Gonzalez and M. Horowitz. "Energy Dissipation in General Purpose Microprocessors." IEEE Journal of Solid-State Circuits, 31(9), Sep. 1996.
11. Intel Corporation. Mobile Intel Pentium 4 M-Processor Datasheet, Jun. 2003. http://www.intel.com/design/mobile/datashts/250686.htm.
12. R. Joseph and M. Martonosi. "Run-Time Power Estimation in High Performance Microprocessors." In ISLPED-01, Aug. 2001.
13. D. Kim and D. Yeung. "Design and Evaluation of Compiler Algorithms for Pre-Execution." In ASPLOS-10, Oct. 2002.
14. S. Liao, P. Wang, H. Wang, G. Hoflehner, D. Lavery, and J. Shen. "Post-Pass Binary Adaptation for Software-Based Speculative Pre-Computation." In PLDI-2002, Jun. 2002.
15. C.-K. Luk. "Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors." In ISCA-28, Jul. 2001.
16. A. Martin, M. Nystroem, and P. Penzes. "ET2: A Metric for Time and Energy Efficiency of Computation." Technical Report CSTR:2001.007, CalTech, 2001.
17. A. Moshovos, D. Pnevmatikatos, and A. Baniasadi. "Slice Processors: An Implementation of Operation-Prediction." In ICS-15, Jun. 2001.
18. A. Roth and G. Sohi. "Speculative Data-Driven Multithreading." In HPCA-7, Jan. 2001.
19. A. Roth and G. Sohi. "A Quantitative Framework for Pre-Execution Thread Selection." In MICRO-35, Nov. 2002.
20. P. Shivakumar and N. Jouppi. "CACTI 3.0: An Integrated Cache Timing, Power, and Area Model." Technical report, COMPAQ Western Research Laboratory, 2001.
21. Y. Song and M. Dubois. "Assisted Execution." Technical Report #CENG 98-25, Department of EE-Systems, University of Southern California, Oct. 1998.
22. S. Srinivasan and A. Lebeck. "Load Latency Tolerance in Dynamically Scheduled Processors." In MICRO-31, Nov. 1998.
23. P. Wang, J. Collins, H. Wang, D. Kim, B. Greene, K.-M. Chan, A. Yunus, T. Sych, and J. Shen. "Helper Threads via Virtual Multithreading On An Experimental Itanium 2 Machine." In ASPLOS-XI, Oct. 2004.
24. C.-L. Yang and A. Lebeck. "Push vs. Pull." In ICS-14, May 2000.
25. C. Zilles and G. Sohi. "Execution Based Prediction Using Speculative Slices." In ISCA-28, Jul. 2001.