A Novel FPGA Compliant Micropipeline

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 9, 2005, Pages 611-615

  Zafar, Y ^a   Ahmed, M M ^a  

^a CAPITAL UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Pakistan)

Author keywords

Asynchronous; field programmable gate array (FPGA); micropipeline; reconfigurable

Indexed keywords

COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; OSCILLATORS (ELECTRONIC);

EVENT CONTROLLED REGISTER; MICROPIPELINE; SINGLE INVERTER RING OSCILLATOR;

PIPELINE PROCESSING SYSTEMS;

EID: 26844538049     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.850778     Document Type: Article

References (20)

1. A. Davis and S. M. Nowick, “An introduction to asynchronous circuit design,” Comp. Sci. Dep., Univ. of Utah, Salt Lake City, Tech. Rep. UUCS-97-013, Sep. 1997.
2. S. Hauck, “Asynchronous design methodologies: an overview,” Proc. IEEE, vol. 83, no. 1, pp. 69–93, Jan. 1995.
3. J. Spars and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective. Norwell, MA: Kluwer, 2001.
4. S. M. Nowick, K. van Berkel, and M. B. Josephs, “Scanning the technology: applications of asynchronous circuits,” Proc. IEEE, vol. 87, no. 2, pp. 223–233, Feb. 1999.
5. S. B. Furber, “Validating the AMULET microprocessors,” Comp. J., vol. 45, no. 1, pp. 19–26, 2002.
6. W. S. Coates, J. K. Lexau, I. W. Jones, S. M. Fairbanks, and I. E. Sutherland, “FLEETzero: an asynchronous switching experiment,” in Proc. ASYNC'01, 2001, pp. 173–182.
7. S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, and K. Jenkins, “Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz,” in Proc. ISSCC'00, pp. 292–293.
8. R. E. Payne, “Asynchronous FPGA architectures,” Proc. IEE—Comp. Digit. Tech., vol. 143, no. 5, Sep. 1996.
9. J. Teifel and R. Manohar, “Highly pipelined asynchronous FPGAs,” in Proc. 2004 ACM/SIGDA 12th Int. Symp. Field Programmable Gate Arrays, Feb. 22, 2004, pp. 133–142.
10. C. G. Wong, A. J. Martin, and P. Thomas, An Architecture for Asynchronous FPGAs. San Diego, CA: IEEE Computer Society Press, 2003.
11. I. E. Sutherland, “Micropipelines,” Comm. ACM, vol. 32, no. 6, pp. 720–738, Jun. 1989.
12. T. E. Williams, “Self-timed rings and their application to division,” Ph.D. dissertation, Comp. Sci. Dep., Univ. of Utah, Salt Lake City, Jun. 1991.
13. C. Choy, J. Butas, J. Povazanec, and C. Chan, “A new control circuit for asynchronous micropipelines,” IEEE Trans. Comp., vol. 50, no. 10, pp. 992–997, Oct. 2001.
14. O. A. Petlin and S. B. Furber, “Built-in self-testing of micropipelines,” in Proc. 3rd Int. Symp. Advqnced Research on Asynchronous Circuits and Systems, Apr. 1997, pp. 22–29.
15. W. J. Baindridge and S. B. Furber, “Delay insensitive system-on-chip interconnect using l-of-4 data encoding,” in Proc. 7th Int. Symp. Asynchronous Circuits and Systems, Mar. 2001, pp. 118–126.
16. S. B. Furber and P. Day, “Four-phase micropipeline latch control circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 4, no. 2, pp. 247–253, Jun. 1996.
17. T. E. Williams, “Self-timed rings and their application to division,” Ph.D. dissertation, Comp. Syst. Lab., Stanford Univ., Stanford, CA, 1991.
18. Y. Zafar, “Self-Controlling asynchronous processor (SCAP)—A system on programmable chip (SOPC),” M.S. thesis, Faculty of Electron. Eng., G.I.K. Institute, Topi, Pakistan, Feb. 2003.
19. M. Amde, I. Blunno, and C. P. Sotiriou, “Automating the design of an asynchronous DLX microprocessor,” in Proc. 40th Design Autom. Conf. (DAC'03), Anaheim, CA, Jun. 02–06, 2003.
20. Power Estimator Sheet SPARTAN IIe [Online]. Available: www.xilinx.com