Automating the design of an asynchronous DLX microprocessor

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 502-507

  Amde, Manish ^a   Blunno, Ivan ^b   Sotiriou, Christos P ^c  

^a INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

^b POLITECNICO DI TORINO   (Italy)

^c INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

Asynchronous; Design flow; DLX

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; MICROPROCESSOR CHIPS;

ASYNCHRONOUS CIRCUITS;

COMPUTER AIDED DESIGN;

EID: 0042134776     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775959.775961     Document Type: Conference Paper

References (16)

1. A. Bardsley and D. Edwards. Compiling the language Balsa to delay-insensitive hardware. In C. D. Kloos and E. Cerny, editors, Hardware Description Languages and their Applications (CHDL), pages 89-91, Apr. 1997.
2. Kees van Berkel, Joep Kessels, Marly Roncken, Ronald Saeijs, and Frits Schalij. The VLSI-programming language Tangram and its translation into handshake circuits. Pages 384-389, 1991.
3. I. Blunno and M. Lazarescu. Asynchronous scheduling/binding using a genetic approach. In MIPRO 2002, May 2002.
4. Ivan Blunno and Luciano Lavagno. Automated synthesis of micro-pipelines from behavioral verilog hdl. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 84-92. IEEE Computer Society Press, Apr. 2000.
5. M. Coenen. On-chip measures to achieve emc. In IEEE International Symposium on EMC, pages 31-36, Feb. 1997.
6. J. Dalton et al. Opencores home page, 2002. See http://www.opencores.org.
7. S.B. Furber and P. Day, Four-phase micropipeline latch control circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(2):247-253, June 1996.
8. S.B. Furber, P. Day, J.D. Garside, N.C. Paver, et al. AMULET1: a micropipelined ARM. In Proceedings of the IEEE COMPCON, pages 476-485, 1994.
9. J.L̃. Hennessy and D. Patterson. Computer Architecture: a Quantitative Approach. Morgan Kaufmann Publisher Inc., 1990.
10. L. A. Hollaar. Direct implementation of asynchronous control units. IEEE Transactions on Computers, C-31(12):1133-1141, Dec. 1982
11. Joep Kessels and Ad Peeters. The Tangram framework: Asynchronous circuits for low power. In Proc. Asia and South Pacific Design Automation Conf., pages 255-260, Feb. 2001.
12. L. Lavagno and A. Sangiovanni-Vincentelli. Algorithms for synthesis and testing of asynchronous circuits. Kluwer Academic Publishers, 1993.
13. Michiel Ligthart, Karl Fant, Ross Smith, Alexander Taubin, and Alex Kondratyev. Asynchronous design using commercial HDL synthesis tools. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 114-125. IEEE Computer Society Press, Apr. 2000.
14. R. Smith, K. Fant, D. Parker, R. Stephani, and C. Y. Wang. An asynchronous 2-D discrete cosine transform chip. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 224-233, 1998.
15. C.P̃. Sotiriou. Implementing asynchronous circuits using a conventional eda tool-flow. In Proc. Design Automation Conf., June 2002.
16. K. van Berkel, R. Burgess, J. Kessels, A. Peeters, et al. A fully asynchronous low-power error corrector for the DCC player. Journal of Solid State Circuits, 29(12):1429-1439, Dec. 1994.