Asynchronous FPGA architectures

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 5, 1996, Pages 282-286

  Payne, R ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Architectures; Asynchronous circuits; Field programmable gale arrays

Indexed keywords

COMPUTER CIRCUITS; LOGIC GATES; MATHEMATICAL MODELS; PROGRAM PROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PROCESSOR SUPPORT DEVICES;

COMPUTER ARCHITECTURE;

EID: 0030235194     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960655     Document Type: Article

References (16)

1. HUTCHINGS, B.L., and WIRTHLIN, M.J.: 'Implementation approaches for reconfigurable logic applications'. 5th international workshop on Field programmable logic and applications, LNCS 975, 1995, pp. 419-428
2. SUTHERLAND, I.E.: 'Micropipelines', Commun. ACM, 1989, 32, (6), pp. 720-38
3. OLDFIELD, J., and KAPPLER, C: 'Implementing self-timed systems: comparison of configurable logic arrays with full custom circuits' in 'FPGAs: international workshop on Field programmable logic and applications' (Abingdon EE&CS Books, 1991), chap. 6.3
4. BRUNVAND, E.: 'Using FPGAs to implement self-timed systems', J. VLSI Signal Process., 1993, 6, (2), pp. 173-190
5. GAMBLE, M., RAHARDJO, B., and McLEOD, R.D.: 'Reconfigurable FPGA micropipelines'. Technical report, U. Manitoba, 1994
6. MAHESWARAN, K., and AKELLA, V.: 'Hazard-free implementation of the self-timed cell set for the Xilinx 4000 series FPGA'. Technical report, U.C.Davis, 1994
7. BRUNVAND, E.: 'Using FPGAs to prototype a self-timed computer'. Workshop on field programmable logic and applications, 1992, pp. 192-198
8. SHAW, P., and MILNE, G.: 'A highly parallel FPGA-based machine and its formal verification'. Technical report HDV-28-93, University of Strathclyde, 1993
9. HAUCK, S., BURNS, S., BORRIELLO, G., and EBELING, C.: 'A FPGA for implementing asynchronous circuits', IEEE Design Test Comput., 1994, 11, (3), pp. 60-69
10. HAUCK, S., BORRIELLO, G., and EBELING, C: 'TRIPTYCH: an FPGA architecture with integrated logic and routing' in KNIGHT, T., and SAVAGE, J. (Eds.): 'Advanced research in VLSI and parallel systems: Proceedings of the 1992 Brown/MIT conference' (MIT Press, Cambridge, Massachusetts, 1992), pp. 26-43
11. MAHESWARAN, K.: 'Implementing self-timed circuits in field programmable gate arrays'. Master's thesis, U.C.Davis, 1995
12. The programmable logic data book' (Xilinx Inc., San Jose, California, 1994)
13. PAYNE, R.E.: 'Self-timed FPGA systems'. 5th international workshop on Field programmable logic and applications, LNCS 975, 1995, pp. 21-35
14. Algotronix Ltd.: 'CAL1024 datasheet'. The King's Buildings, TTC, Edinburgh EH9 3JL, UK, 1991
15. DEAN, M.E., DILL, D.L., and HOROWITZ, M.: 'Self-timed logic using current-sensing completion detection (CSCD)' in 'Proceedings of the international conference on Computer design (ICCD)' (IEEE Computer Society Press, 1991), pp. 187-191
16. ROSENBERGER, F.U., MOLNAR, C.E., CHANEY, T.J., and FANG, T.: 'Q-Modules: internally clocked delay-insensitive modules', IEEE Trans., 1988, C-37, (9), pp. 1005-1018