Design of low-error fixed-width modified booth multiplier

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 5, 2004, Pages 522-531

  Cho, Kyung Ju ^a   Lee, Kwang Chul ^b   Chung, Jin Gyun ^a   Parhi, Keshab K ^c,d  

^a Chonbuk National University   (South Korea)

^b Samsung Thales Co   (South Korea)

^c BROADCOM CORPORATION   (United States)

^d UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Approximate carry; Fixed width multiplier; Modified booth multiplier; Quantization

Indexed keywords

APPROXIMATE CARRY; FIXED-WIDTH MULTIPLIERS; MODIFIED BOOTH MULTIPLIERS; QUANTIZATION;

APPROXIMATION THEORY; CARRY LOGIC; COMPUTER HARDWARE; COMPUTER SIMULATION; DIGITAL ARITHMETIC; ENERGY UTILIZATION; ERROR COMPENSATION; INTEGRATED CIRCUIT LAYOUT;

MULTIPLYING CIRCUITS;

EID: 2542426655     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.825853     Document Type: Article

References (13)

1. Y. C. Lim, "Single precision multiplier with reduced circuit complexity for signal processing applications," IEEE Trans. Computers, vol. 41, pp. 1333-1336, Oct. 1992.
2. M. J. Schulte and E. E. Swartzlander Jr., "Truncated multiplication with correction constant," VLSI Signal Processing VI, pp. 388-396, 1993.
3. S. S. Kidambi, F. El-Guibaly, and A. Antoniou, "Area-efficient multipliers for digital signal processing applications," IEEE Trans. Circuits Syst. II, vol. 43, pp. 90-94, Feb. 1996.
4. E. J. King and E. E. Swartzlander Jr., "Data-dependent truncation scheme for parallel multipliers," in Proc. 31st Asilomar Conf. Signals, Systems, Computers, Pacific Grove, CA, 1997, pp. 1178-1182.
5. E. E. Swartzlander Jr., "Truncated multiplication with approximate rounding," in Proc. 33rd Asilomar Conf. Signals, Systems, Computers, Pacific Grove, CA, 1999, pp. 1480-1483.
6. J. M. Jou and S. R. Kuang, "Design of a low-error fixed-width multiplier for DSP applications," Electron. Lett., vol. 33, no. 19, pp. 1597-1598, 1997.
7. L.-D. Van, S.-S. Wang, and W.-S. Feng, "Design of the lower error fixed-width multiplier and its application," IEEE Trans. Circuits Syst. II, vol. 47, pp. 1112-1118, Oct. 2000.
8. S. J. Jou and H. H. Wang, "Fixed-width multiplier for DSP application," in Proc 2000 Int. Conf. Computer Design (ICCD), Austin, TX, Sept. 2000, pp. 318-322.
9. S. M. Kim, J. G. Chung, and K. K. Parhi, "Low error fixed-width CSD multiplier with efficient sign extension," IEEE Trans. Circuits Syst. II, vol. 50, pp. 984-993, Dec. 2003.
10. K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, "Low error fixed-width modified Booth multiplier," in Proc. IEEE Workshop on Signal Processing Systems, San Diego, CA, Oct. 2002, pp. 45-50.
11. S. W. Reitwiesner, "Binary arithmetic," Adv. Comput., pp. 231-308, 1966.
12. O. L. MacSorley, "High speed arithmetic in binary computers," Proc. IRE, vol. 49, pp. 67-91, Jan. 1961.
13. C. J. Nicol and P. Larsson, "A low-power multiplication for FIR filters," in Proc. IEEE Int. Symp. Low-Power Electronic Design, Monterey, CA, Aug. 1997, pp. 76-79.