메뉴 건너뛰기




Volumn 2002-January, Issue , 2002, Pages 45-50

Low error fixed-width modified Booth multiplier

Author keywords

Adders; Circuit simulation; Digital signal processing; Error compensation; Finite wordlength effects; Linear regression; Quantization; Signal generators; Statistical analysis; USA Councils

Indexed keywords

ADDERS; CIRCUIT SIMULATION; DIGITAL SIGNAL PROCESSING; ERRORS; LINEAR REGRESSION; MULTIPLYING CIRCUITS; QUANTIZATION (SIGNAL); SIGNAL GENERATORS; SIGNAL PROCESSING; STATISTICAL METHODS;

EID: 2542438450     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2002.1049683     Document Type: Conference Paper
Times cited : (5)

References (6)
  • 1
    • 0030083958 scopus 로고    scopus 로고
    • Area-efficient multipliers for digital signal processing applications
    • Feb.
    • S. S. Kidambi, F. El-Guibaly, and A. Antoniou, "Area-efficient multipliers for digital signal processing applications," IEEE Trans. Circuits Syst. II, vol. 43, pp. 90-94, Feb. 1996.
    • (1996) IEEE Trans. Circuits Syst. II , vol.43 , pp. 90-94
    • Kidambi, S.S.1    El-Guibaly, F.2    Antoniou, A.3
  • 2
    • 0031234076 scopus 로고    scopus 로고
    • Design of a low-error fixed-width multiplier for DSP applications
    • J. M. Jou and S. R. Kuang, "Design of a low-error fixed-width multiplier for DSP applications," Electron. Lett., vol. 33, no. 19, pp. 1597-1598, 1997.
    • (1997) Electron. Lett. , vol.33 , Issue.19 , pp. 1597-1598
    • Jou, J.M.1    Kuang, S.R.2
  • 3
    • 0034296236 scopus 로고    scopus 로고
    • Design of the lower error fixed-width multiplier and its application
    • Oct.
    • L.-D. Van, S.-S. Wang, and W.-S. Feng, "Design of the lower error fixed-width multiplier and its application," IEEE Trans. Circuits Syst. II, vol. 47, pp. 1112-1118, Oct. 2000.
    • (2000) IEEE Trans. Circuits Syst. II , vol.47 , pp. 1112-1118
    • Van, L.-D.1    Wang, S.-S.2    Feng, W.-S.3
  • 4
    • 0033681072 scopus 로고    scopus 로고
    • Fixed-width multiplier for DSP application
    • Austin, TX, Sept.
    • S. J. Jou and H. H. Wang, "Fixed-width multiplier for DSP application," in Proceedings of 2000 ICCD, (Austin, TX), pp. 318-322, Sept. 2000.
    • (2000) Proceedings of 2000 ICCD , pp. 318-322
    • Jou, S.J.1    Wang, H.H.2
  • 5
    • 84937349985 scopus 로고
    • High speed arithmetic in binary computers
    • Jan.
    • O. L. MacSorley, "High speed arithmetic in binary computers," Proc. IRE, vol. 49, pp. 67-91, Jan. 1961.
    • (1961) Proc. IRE , vol.49 , pp. 67-91
    • MacSorley, O.L.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.