Logic models supporting the design of MOBILE-based RTD circuits

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2005, Pages 254-259

  Avedillo, Maria J ^a   Quintana, José M ^a   Pettenghi, Hector ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

JUNCTIONALITY; MULTI-THRESHOLD THRESHOLD GATES (MTTG); RESONANT TUNNELING DIODES (RTD); THRESHOLD JUNCTIONS;

COMPUTATIONAL METHODS; ELECTRON TUNNELING; MATHEMATICAL MODELS; SEMICONDUCTOR DIODES; THRESHOLD LOGIC; TOPOLOGY;

NETWORKS (CIRCUITS);

EID: 24944583325     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2005.43     Document Type: Conference Paper

References (16)

1. S. Muroga, Threshold Logic and Its Applications, New York: Wiley, 1971.
2. K.-Y. Siu and V.P. Roychowdhury, "On Optimal Depth Threshold Circuits for Multiplication and Related Problems,"SIAM Journal on Discrete Mathematics, vol. 7, no. 2, pp. 284-292, May 1994.
3. T. Akeyoshi, K. Maezawa and T. Mizutani: "Weighted Summ Threshold Logic Operation of MOBILE (Monostable-Bistable Transition Logic Element) using Resonant-Tunneling ransistors", IEEE Electron Devices Letters, vol. 14, no. 10, pp. 475-477, 1993.
4. C. Pacha et al.: "Threshold Logic Circuit Design of Parallel Adders Using Resonant Tunnelling Devices,"IEEE Trans. on VLSI Systems, vol. 8, no. 5, pp. 558-572, Oct. 2000.
5. P.M. Kelly, C.J. Thompson, T.M. McGinnity, and L.P. Maguire, "Investigation of a programmable threshold logic gate array,"Proc. Int. Conf. on Electronics, Circuits, and Systems (ICECS), pp. 673-676, 2002.
6. K. Maezawa and T. Mizutani "A New Resonant Tunneling Logic-Gate Employing monostable-bistable transition", Japan Journal applied Phys. Letters, vol. 37, pp. 142-144, 1993.
7. K.J. Chen, K. Maezawa and M. Yamamoto: "InP-Based High Performance Monostable-Bistable Transition Logic Elements (MOBILEs) Using Integrated Multiple-Input Resonant-Tunneling Devices,"IEEE Electron Device Letters, vol. 17, no. 3, pp. 127-129, March 1996.
8. P. Gupta, N. K. Jha: "An Algorithm for Nano-pipelining of Circuits and Architectures for a Nanotechnology", Proc. Design, Automation and Test in Europe Conference, vol. 2 pp. 904-909, 2004.
9. K. D. Heidtmann: "Arithmetic spectrum applied to fault detection for combinational networks", IEEE Trans. on Camp., 40(3), 1991.
10. D. R. Haring: "Multi-Threshold Threshold Elements", IEEE Trans, on Electronic Computers, vol. EC-15, no. 1, pp. 45-65, February 1966.
11. M.J. Avedillo, J.M. Quintana, H. Pettenghi, P.M. Kelly, and C.J. Thompson: "Multi-threshold Threshold Logic Circuit Design Using Resonant Tunneling Devices,"Electronics Letters, vol. 39, pp. 1502-1504, 2003.
12. K.J. Chen, T. Waho, K. Maezawa and M. Yamamoto: "An Exclusive-OR Logic Circuit Based on Controlled Quenching of Series-Connected Negative Differential Resistance Devices", IEEE Electron Device Letters, vol. 17, no. 6, pp. 309-311, June 1996.
13. J.M. Quintana, M.J. Avedillo and H. Pettenghi: "Programmable Logic Gate based on Resonant Tunneling Devices", Proc. Int. Symposium on Circuits and Systems (ISCAS'04), vol. 3, pp. 697-700, 2004.
14. H. Pettenghi, M.J. Avedillo, J.M. Quintana: "Useful Logic Blocks Based on Clocked Series-Connected RTDs"Proc. IEEE Conf. on Nanotechnology, pp. 593-595, 2004.
15. H. Pettenghi, M.J. Avedillo, J.M. Quintana: "A CAD Tool for the Design of RTD programmables Gates Based on MOBILE", Proc. 19th Conf. on Design of Circuits and Integrated Systems, pp. 25-30, 2004.
16. W. Prost et al.: EU IST Report LOCOM no. 28 844 Dec. 2000.