Programmable logic gate based on resonant tunneling devices

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 3, Issue , 2004, Pages

  Quintana, José M ^a   Avedillo, María J ^a   Pettenghi, Héctor ^a  

^a Centro Informatico Cientifico de Andalucia   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER SIMULATION; ELECTRIC NETWORK TOPOLOGY; GATES (TRANSISTOR); HETEROJUNCTIONS; RESONANT TUNNELING; THRESHOLD LOGIC; VOLTAGE CONTROL;

HETEROSTRUCTURE FIELD EFFECT TRANSISTORS (HFET); NEGATIVE DIFFERENTIAL RESISTANCE (NDR); RESONANT TUNNELING DIODES (RTD); THRESHOLD GATES (TG);

LOGIC GATES;

EID: 4344639675     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. C. Pacha et al.: "Threshold Logic Circuit Design of Parallel Adders Using Resonant Tunnelling Devices," IEEE Trans. on VLSI Systems, Vol. 8, no. 5, pp. 558-572, Oct. 2000.
2. D. R. Haring: "Multi-Threshold Threshold Elements," IEEE Trans. on Electronic Computers, Vol. EC-15, No. 1, pp. 45-65, February 1966.
3. M.J. Avedillo, J.M. Quintana, and J.L. Huertas, "Beyond Threshold Logic: Multi-threshold Threshold Gates," 11th MEL-ARI/NID Workshop, Toulouse (France), Feb. 2003.
4. M.J. Avedillo, J.M: Quintana, H. Pettenghi, P.M. Kelly, and C.J. Thompson, "Multi-threshold Threshold Logic Circuit Design Using Resonant Tunneling Devices," Electronics Letters, Vol. 39, pp. 1502-1504, 2003.
5. W. Prost et al.: EU IST Report LOCOM no. 28 844, Dec. 2000.
6. K.J. Chen, K. Maezawa and M. Yamamoto: "InP-Based High Performance Monostable-Bistable Transition Logic Elements (MOBILEs) Using Integrated Multiple-Input Resonant-Tunneling Devices," IEEE Electron Device Letters, Vol. 17, no. 3, pp. 127-129, March 1996.
7. K.J. Chen, T. Waho, K. Maezawa and M. Yamamoto: "An Exclusive-OR Logic Circuit Based on Controlled Quenching of Series-Connected Negative Differential Resistance Devices," IEEE Electron Device Letters, Vol. 17, no. 6, pp. 309-311, June 1996.
8. P.M. Kelly, C.J. Thompson, T.M. McGinnity, and L.P. Maguire, "Investigation of a programmable threshold logic gate array," Proc. Int. Conf. on Electronics, Circuits, and Systems (ICECS), pp. 673-676, 2002.
9. K.J. Chen and G. Niu, "Logic synthesis and circuit modellinf of a programmable logic gate based on controlled quenching of series-connected negative differential resistance devices," IEEE Journal of Solid State Circuits, Vol. 38, no. 2, pp. 312-318, February 2003.