Useful logic blocks based on clocked series-connected RTDs

2004 4th IEEE Conference on Nanotechnology

Volumn , Issue , 2004, Pages 593-595

  Pettenghi, Héctor ^a   Avedillo, Maria J ^a   Quintana, José M ^a  

^a Centro Informatico Cientifico de Andalucia   (Spain)

Author keywords

MOBILE; Multi thresh old Threshold gate; Nanopipeline; Resonant Tunneling Diodes

Indexed keywords

DIODES; ELECTRIC POTENTIAL; FREQUENCIES; HETEROJUNCTIONS; LOGIC GATES; MATHEMATICAL MODELS; RESONANT TUNNELING;

MOBILE; MULTI-THRESHOLD GATE; NANOPIPELINE; RESONANT TUNNELING DIODES;

LOGIC DESIGN;

EID: 20344404746     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. C. Pacha et al.: "Threshold Logic Circuit Design of Parallel Adders Using Resonant Tunnelling Devices," IEEE Trans. on VLSI Systems, Vol. 8, no. 5, pp. 558-572, Oct. 2000.
2. D. R. Haring; "Multi-Threshold Threshold Elements," IEEE Trans. on Electronic Computers, Vol. EC-15, No. 1, pp. 45-65, February 1966.
3. M.J. Avedillo, J.M. Quintana, and J.L. Huertas, "Beyond Threshold Logic: Multi-threshold Threshold Gates," 11th MEL-ARI/NID Workshop, Toulouse (France), Feb. 2003.
4. M.J. Avedillo, J.M: Quintana, H. Pettenghi, P.M. Kelly, and C.J. Thompson, "Multi-threshold Threshold Logic Circuit Design Using Resonant Tunneling Devices," Electronics Letters, Vol. 39, pp. 1502-1504.
5. W. Prost et al.: EU IST Report LOCOM no. 28 844, Dec. 2000.
6. K.J. Chen, K. Maezawa and M. Yamamoto: "InP-Based High Performance Monostable-Bistable Transition Logic Elements (MOBILEs) Using Integrated Multiple-Input Resonant-Tunneling Devices," IEEE Electron Device Letters, Vol. 17, no. 3, pp. 127-129, March 1996.
7. P. Gupta, N. K. Jha: "An Algorithm for Nano-pipelining of Circuits and Architectures for a Nanotechnology", Proceedings DATE, pp. 974-979, 2004.
8. K.J. Chen, T. Waho, K. Maezawa and M. Yamamoto: "An Exclusive-OR Logic Circuit Based on Controlled Quenching of Series-Connected Negative Differential Resistance Devices," IEEE Electron Device Letters, Vol. 17, no. 6, pp. 309-311, June 1996.
9. P.M. Kelly, C.J. Thompson, T.M. McGinnity, and L.P. Maguire, "Investigation of a programmable threshold logic gate array," Proc. Int. Conf. on Electronics, Circuits, and Systems (ICECS), pp. 673-676, 2002.
10. K.J. Chen and G. Niu, "Logic synthesis and circuit modellinf of a programmable logic gate based on controlled quenching of series-connected negative differential resistance devices," IEEE Journal of Solid State Circuits, Vol. 38, no. 2, pp. 312-318, February 2003.
11. J.M. Quintana, M.J. Avedillo and H. Pettenghi: "Programmable Logic Gate based on Resonant Tunneling Devices", ISCAS 2004, to appear, 2004.