Hardware design and functional programming: A perfect match

Journal of Universal Computer Science

Volumn 11, Issue 7, 2005, Pages 1135-1158

  Sheeran, Mary ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Arithmetic and logic structures; Circuit generation; Functional programming; Hardware description languages

Indexed keywords

EID: 24944552945     PISSN: 0958695X     EISSN: 09486968     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (60)

1. [Accelera, 2004] Accelera (2004). PSL v1.1 Language Reference Manual.
2. [Axelsson et al., 2005a] Axelsson, E., Björk, M., and Sheeran, M. (2005a). Teaching Hardware Description and verification. In International Conference on Microelectronic Systems Education, MSE. IEEE.
3. [Axelsson et al., 2005b] Axelsson, E., Claessen, K., and Sheeran, M. (2005b). Wired: wire-aware circuit design. In Correct Hardware Design and Verification Methods, CHARME, to appear, Lecture Notes in Computer Science. Springer.
4. [Backus, 1978] Backus, J. (1978). Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs. Communications of the ACM, 21(8):165-180.
5. [Bhandal et al., 1990] Bhandal, A. S., Considine, V., and Dixon, G. E. (1990). An array processor for video picture motion estimation. In Systolic array processors, pages 369-378. Prentice-Hall, Inc.
6. [Bjesse et al., 1998] Bjesse, P., Claessen, K., Sheeran, M., and Singh, S. (1998). Lava: Hardware Design in Haskell. In International Conference on Functional Programming, ICFP, pages 174-184. ACM.
7. [Borrione et al., 1992] Borrione, D., Piloty, R., Hill, D., Lieberherr, K., and Moorby, P. (1992). Three Decades of HDLs, part 2: Conlan through Verilog. Design & Test of Computers, 9(3):54-63.
8. [Boute, 1984] Boute, R. (1984). Functional languages and their application to the description of digital systems. Journal A, 25(1):27-33.
9. [Brayton, R.K. et al., 1996] Brayton, R.K., Hachtel.G.D., Sangiovanni-Vincentelli, A., Somenzi, F., Aziz, A., Cheng, S.-T., Edwards, S., Khatri, S., Kukimoto, Y., Pardo, A., Qadeer, S., Ranjan, R.K., Sarwary, S., Shiple, T.R., Swamy, G., and Villa, G. (1996). VIS: a system for verification and synthesis. In Rajeev Alur and Thomas A. Henzinger, editors, Proceedings of the Eighth International Conference on Computer Aided Verification CAV, volume 1102 of Lecture Notes in Computer Science, pages 428-432. Springer.
10. [Brent and Kung, 1982] Brent, R. and Kung, H. (1982). A regular layout for parallel adders. IEEE Transactions on Computers, C-31:260-264.
11. [Brock and Hunt Jr., 1997] Brock, B. and Hunt Jr., W. (1997). The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor. Formal Methods in System Design, 11(1):71-104.
12. [Chan et al., 1992] Chan, P., Schlag, M., Thomborson, C., and Oklobdzija, V. (1992). Delay Optimization of Carry-Skip Adders and Block Carry-Lookahead Adders using Multi-dimensional Dynamic Programming. IEEE Transactions on Computers, 41(8):920-930.
13. [Chu et al., 1992] Chu, Y., Dietmeyer, D., Duley, J., Hill, F., Barbacci, M., Rose, C., Ordy, G., Johnson, B., and Roberts, M. (1992). Three Decades of HDLs, part 1: CDL through TI-HDL. Design & Test of Computers, 9(2):69-81.
14. [Claessen et al., 2001] Claessen, K., Sheeran, M., and Singh, S. (2001). The Design and verification of a Sorter Core. In Correct Hardware Design and Verification Methods, CHARME, volume 2144 of Lecture Notes in Computer Science, pages 355-369. Springer.
15. [Conway, 2003] Conway, L. (2003). Lynn Conway's Retrospective. Part III: Starting Over. http://ai.eecs.umich.edu/people/conway/Retrospective3.html.
16. [Fitzpatrick, 2003] Fitzpatrick, T. (2003). SystemVerilog Assertions: A Uni ed Language for More Efficient Verification. Synopsys, Inc.
17. [Grundy et al., 2003] Grundy, J., Melham, T., and O'Leary, J. (2003). A re ective functional language for hardware design and theorem proving. Research Report PRG-RR-03-16, Programming Research Group, Oxford University Computing Laboratory, http://www.comlab.ox.ac.uk/tom.melham/pub/Grundy-2003-RFL.pdf.
18. [Halbwachs et al., 1993] Halbwachs, N., Lagnier, F., and Raymond, P. (1993). Synchronous observers and the verification of reactive systems. In Third Int. Conf. on Algebraic Methodology and Software Technology, AMAST'93, Workshops in Computing, pages 83-96. Springer.
19. [Han and Carslon, 1987] Han, T. and Carslon, D. (1987). Fast Area-Efficient VLSI Adders. In Int. Symposium on Computer Arithmetic. IEEE.
20. [Hinze, 2004] Hinze, R. (2004). An algebra of scans. In Mathematics of Program Construction, volume 3125 of Lecture Notes in Computer Science, pages 186-210. Springer.
21. [Hughes, 1995] Hughes, J. (1995). The Design of a Pretty-printing Library. In Advanced Functional Programming, volume 925 of Lecture Notes in Computer Science, pages 53-96. Springer.
22. [Hunt Jr., 1985] Hunt Jr., W. (1985). FM8501, A Veri ed Microprocessor. PhD thesis, University of Texas at Austin.
23. [Johnson, 1984a] Johnson, S. (1984a). Applicative programming and digital design. In Principles of Programming Languages, pages 218-227. ACM.
24. [Johnson, 1984b] Johnson, S. (1984b). Synthesis of Digital Design from Recursive Equations. MIT Press.
25. [Jones and Sheeran, 1990] Jones, G. and Sheeran, M. (1990). Circuit design in Ruby. In Staunstrup, J., editor, Formal Methods for VLSI Design, pages 13-70. North-Holland.
26. [Jones and Nielsen, 1994] Jones, N. and Nielsen, F. (1994). Abstract interpretation: A semantics-based tool for program analysis. In Handbook of Logic in Computer Science, pages 527-636. OUP.
27. [Kiselyov et al., 2004] Kiselyov, O., Swadi, K., and Taha, W. (2004). A methodology for generating veri ed combinatorial circuits. In Fourth International Conference on Embedded Software (EMSOFT), pages 249-258. ACM Press.
28. [Knowles, 1999] Knowles, S. (1999). A Family of Adders. Int. Symp. on Computer Arithmetic, pages 277-284.
29. [Kogge and Stone, 1973] Kogge, P. and Stone, H. (1973). A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations. IEEE Transactions on Computers, C-22(8):786-793.
30. [Lahti, 1980] Lahti, D. (1980). Applications of a Functional Programming Language to Hardware Synthesis. Master's thesis, UCLA.
31. [Lin and Hsiao, 2004] Lin, Y.-C. and Hsiao, J.-W. (2004). A new approach to constructing optimal parallel prefix circuits with small depth. Journal of Parallel and Distributed Computing, 64(1):97-107.
32. [Lin et al., 2003] Lin, Y.-C., Hsu, Y.-H., and Liu, C.-K. (2003). Constructing H4, a Fast Depth-Size Optimal Parallel prefix Circuit. The Journal of Supercomputing, 24(3):279-304.
33. [Luk, 1990] Luk, W. (1990). Analysing parametrised designs by non-standard interpretation. In International Conference on Application-Specific Array Processors, pages 133-144. IEEE Computer Society Press.
34. [Luk and Jones, 1988] Luk, W. and Jones, G. (1988). From specification to parametrised architectures. In Milne, G., editor, The fusion of hardware design and verification. North-Holland.
35. [Luk et al., 1990] Luk, W., Jones, G., and Sheeran, M. (1990). Computer-based tools for regular array design. In Systolic array processors, pages 589-598. Prentice-Hall, Inc.
36. [Matthews and Launchbury, 1999] Matthews, J. and Launchbury, J. (1999). Elementary Microarchitecture Algebra. In International Conference on Computer-Aided verification, volume 1633 of Lecture Notes in Computer Science, pages 288-300. Springer.
37. [McMillan, 1999] McMillan, K. (1999). A methodology for hardware verification using compositional model checking. Cadence.
38. [Mead and Conway, 1980] Mead, C. and Conway, L. (1980). Introduction to VLSI Systems. Addison-Wesley.
39. [Morrison et al., 1985] Morrison, J., Peeling, N., and Thorp, T. (1985). The Design Rationale of ELLA, a Hardware Design and Description Language. In IFIP 7th International Symposium on Computer Hardware Description Languages and their Applications, pages 303-320. North-Holland.
40. [Mycroft and Sharp, 2001] Mycroft, A. and Sharp, R. (2001). Hardware synthesis using sa and application to processor design, invited talk. In Proceedings of the 11th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, CHARME, volume 2144 of Lecture Notes in Computer Science, pages 13-39. Springer.
41. [O'Donnell, 1994] O'Donnell, J. (1994). A correctness proof of parallel scan. Parallel Processing Letters, 4(3):329-338.
42. [O'Donnell and Ruenger, 2004] O'Donnell, J. and Ruenger, G. (2004). Derivation of a Logarithmic Time Carry Lookahead Addition Circuit. Journal of Functional Programming, 14(6):697-713.
43. [O'Donnell, 1988] O'Donnell, J. T. (1988). Hydra: Hardware description in a Functional Language using Recursion Equations and High Order Combining Forms. In Milne, G., editor, The fusion of hardware design and verification. North-Holland.
44. [OSCI, 2005] OSCI (2005). SystemC 2.1 Language Reference Manual. Open SystemC Initiative, www. systemc.org.
45. [Patel et al., 1985] Patel, D., Schlag, M., and Ercegovac, M. (1985). fp: An environment for the multilevel specification, analysis, and synthesis of hardware algorithms. In Functional Programming Languages and Computer Architecture, volume 201 of Lecture Notes in Computer Science, pages 238-255. Springer.
46. [Roesner, 2003] Roesner, W. (2003). What is beyond the RTL Horizon for Microprocessor and System Design?, invited talk. In Correct Hardware Design and Verification Methods, volume 2860 of Lecture Notes in Computer Science, page 1. Springer.
47. [Sheard and Peyton Jones, 2002] Sheard, T. and Peyton Jones, S. (2002). Template metaprogramming for Haskell. In Chakravarty, M. M. T., editor, ACM SIGPLAN Haskell Workshop, pages 1-16. ACM Press.
48. [Sheeran, 1983] Sheeran, M. (1983). μFP, an algebraic VLSI design language. D. Phil. Thesis, Programming Research Group, Oxford University.
49. [Sheeran, 1984] Sheeran, M. (1984). muFP, A Language for VLSI Design. In LISP and Functional Programming, pages 104-112. ACM.
50. [Sheeran, 1988] Sheeran, M. (1988). Retiming and Slowdown in Ruby. In Milne, G., editor, The fusion of hardware design and verification. North-Holland.
51. [Sheeran, 2003] Sheeran, M. (2003). Finding regularity: describing and analysing circuits that are almost regular. In Correct Hardware Design and verification Methods, CHARME, volume 2860 of Lecture Notes in Computer Science, pages 4-18. Springer.
52. [Sheeran, 2004] Sheeran, M. (2004). Generating fast multipliers using clever circuits. In Formal Methods in Computer-Aided Design, FMCAD, volume 3312 of Lecture Notes in Computer Science, pages 6-20. Springer.
53. [Sheeran et al., 2000] Sheeran, M., Singh, S., and Stålmarck, G. (2000). Checking Safety Properties Using Induction and a SAT-Solver. In Formal Methods in Computer-Aided Design, FMCAD, volume 1954 of Lecture Notes in Computer Science, pages 108-125. Springer.
54. [Singh, 1992] Singh, S. (1992). Circuit Analysis by Non-Standard Interpretation. In Designing Correct Circuits, volume A-5 of IFIP Transactions, pages 119-138. North-Holland.
55. [Sklansky, 1960] Sklansky, J. (1960). Conditional-sum addition logic. IRE Trans. Electron. Comput., EC-9:226-231.
56. [Spirakis, 2004] Spirakis, G. (2004). Opportunities and challenges in building silicon products at 65nm and beyond, invited talk. In Design and Test in Europe (DATE), pages 2-3. IEEE.
57. [Verkest et al., 1988] Verkest, D., Johannes, P., Claessen, L., and De Man, H. (1988). Formal Techniques for Proving Correctness of Parameterized Hardware using Correctness Preserving Transformations. In Milne, G., editor, The fusion of hardware design and verification. North-Holland.
58. [Vuillemin, 1994] Vuillemin, J. (1994). On circuits and numbers. IEEE Transactions on Computers, 43:8:868-879.
59. [Zimmermann and Tran, 2003] Zimmermann, R. and Tran, D. (2003). Optimized synthesis of sum-of-products. In Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, pages 867-872. IEEE.
60. [Zlatanovici and Nikolic, 2003] Zlatanovici, R. and Nikolic, B. (2003). Power-Performance Optimal 64-bit Carry-Lookahead Adders. In 29th European Solid-State Circuits Conference, ESSCIRC, pages 321-324.