|
Volumn 2144, Issue , 2001, Pages 355-368
|
The design and verification of a sorter core
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
FORMAL LOGIC;
CONNECTION PATTERNS;
DESIGN STYLES;
GENERIC CIRCUITS;
MERGING NETWORKS;
SORTING NETWORK;
INTEGRATED CIRCUIT DESIGN;
|
EID: 84947206106
PISSN: 03029743
EISSN: 16113349
Source Type: Book Series
DOI: 10.1007/3-540-44798-9_28 Document Type: Conference Paper |
Times cited : (18)
|
References (10)
|