Wired: Wire-aware circuit design

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3725 LNCS, Issue , 2005, Pages 5-19

  Axelsson, Emil ^a   Ciaessen, Koen ^a   Sheeran, Mary ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT FUNCTION; ROUTING WIRES; STOPPERS;

COMPUTATIONAL COMPLEXITY; PARAMETER ESTIMATION; RISK MANAGEMENT; ROUTERS; THEOREM PROVING;

INTEGRATED CIRCUIT LAYOUT;

EID: 33646421634     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11560548_4     Document Type: Conference Paper

References (12)

1. B. Becker, G. Hotz, R. Kolla, P. Molitor, and H.-G. Osthof. Hierarchical design based on a calculus of nets. In DAC'87: Proceedings of the 24th ACM/IEEE conference on Design automation, pages 649-653. ACM Press, 1987.
2. R.P. Brent and H.T. Kung. A regular layout for parallel adders. IEEE Transactions on Computers, C-31, 1982.
3. B. Brock and W.A. Hunt Jr. The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor. Formal Methods in System Design, 11(1), 1997.
4. K. Claessen, M. Sheeran, and S. Singh. The Design and Verification of a Sorter Core. In CHARME, volume 2144 of LNCS. Springer, 2001.
5. Z. Huang and M. Ercegovac. Effect of Wire Delay on the Design of Prefix Adders in Deep-Submicron Technology. In Proc. 34th Asilomar Conf. IEEE, 2000.
6. G. Jones and M. Sheeran. Circuit design in Ruby. In J. Staunstrup, editor, Formal Methods for VLSI Design. North-Holland, 1990.
7. J.M. Rabaey et al. Digital Integrated Circuits. Prentice Hall, 2003.
8. M. Sheeran. μFP, an algebraic VLSI design language, D.Phil. Thesis. Oxford University, 1983.
9. M. Sheeran. Generating fast multipliers using clever circuits. In Formal Methods in Computer-Aided Design (FMCAD), volume 3312 of LNCS. Springer, 2004.
10. SIA. National Technology Roadmap for Semiconductors. 1997.
11. J. Sklansky. Conditional-sum addition logic. IRE Trans. Electron. Comput., EC-9, 1960.
12. G. Spirakis. Opportunities and challenges in building silicon products at 65nm and beyond. In Design and Test in Europe (DATE). IEEE, 2004.