The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor

Formal Methods in System Design

Volumn 11, Issue 1, 1997, Pages 71-104

  Brock, Bishop C ^a   Hunt Jr , Warren A ^a  

^a Computational Logic Inc ^*  (United States)

Author keywords

DUAL EVAL; FM9001; Hardware Description Languages; Hardware Verification; Microprocessors

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; SIMULATORS;

DUAL-EVAL; HARDWARE VERIFICATION;

COMPUTER PROGRAMMING LANGUAGES;

EID: 0031190775     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008685826293     Document Type: Article

References (44)

1. Kenneth L. Albin, Bishop C. Brock, Warren A. Hunt, Jr., and Lawrence M. Smith. Testing the FM9001 Microprocessor. Technical Report 90, Computational Logic, Inc., 1717 W. Sixth St., Suite 290, Austin, Texas 78703, 1994.
2. William R. Bevier, Warren A. Hunt, Jr., J Strother Moore, and William D. Young, "An Approach to Systems Verification," Journal of Automated Reasoning, Vol. 5, pp. 411-428, December 1989.
3. Graham Birtwistle, Brian Graham, Todd Simpson, Konrad Slind, Mark Williams, and Simon Williams, "Verifying an SECD Chip in HOL," in Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design. Elsevier Science Publishers, Amsterdam, 1990.
4. Bhaskar Bose. DDD-FM9001: Derivation of a Verified Microprocessor. PhD Dissertation, Indiana University, December 1994.
5. Richard Boulton, Mike Bordon, John Herbert, and John van Tassel, "The HOL Verification of ELLA Designs," in Final Program: 1991 International Workshop on Formal Methods in VLSI Design, January 1991.
6. R.S. Boyer and J S. Moore, A Computational Logic Handbook. Academic Press, Boston, 1988. For prover sources, documentation of the logic, and examples, see ftp://ftp.cli.com/pub/nqthm/nqthm-1992/nqthm-1992.tar.Z or ftp://ftp.cs.utexas.edu/pub/boyer/nqthm-1992.tar.Z.
7. Bishop Brock. Transforming Functional Hardware Models into Structural Models. Internal Note 150, Computational Logic, Inc., July 1989.
8. Bishop C. Brock and Jr. Warren A. Hunt, Jr., "The Formalization of a Simple HDL," in Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design. Elsevier Science Publishers, Amsterdam, 1990.
9. Bishop C. Brock, Warren A. Hunt, Jr., and William D. Young., "Introduction to a Formally Defined Hardware Description Language," Theorem Provers in Circuit Design, V. Stavridou, T. Melham, and R. Boute, eds., North-Holland, pp. 3-35, 1992.
10. Bishop C. Brock, Warren A. Hunt, Jr., and Matt Kaufmann. The FM9001 Microprocessor Proof. Technical Report 86, Computational Logic, December, 1994.
11. Geoffrey M. Brown and Miriam E. Leeser, "From Programs to Transistors: Verifying Hardware Synthesis Tools," in Workshop on Hardware Specification, Verification and Synthesis: Mathematical Aspects., Volume 408 of Lecture Notes in Computer Science, pp. 128-150. Springer Verlag, 1989.
12. R.E. Bryant, "Verification of Synchronous Circuits by Symbolic Logic Simulation," in Hardware Specification, Verification and Synthesis: Mathematical Aspects., Volume 408 of Lecture Notes in Computer Science, pp. 14-24. Springer Verlag, 1989.
13. A. Camilleri, M. Gordon, and T. Melham, "Hardware Verification Using Higher-order Logic," in D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs, pp. 43-67. Elsevier Science Publishers, Amsterdam, 1987.
14. Avra Cohn, "A Proof of Correctness of the VIPER Microprocessor: The First Level," in G. Birtwistle and P.A. Subrahmanyam, editors, VLSI Specification, Verification and Synthesis, pp. 27-71. Kluwer Academic Publishers, Boston, MA, 1988.
15. W.J. Cullyer. Implementing Safety Critical Systems: The VIPER Microprocessor. Divisional Memo (CC2) 411-87, Royal Signals and Radar Establishment, Malvern, Worcestershire (United Kingdom), August 1987.
16. Ivan V. Filippenko, "VHDL Verification in the State Delta Verification System," in 1991 ACM SIGDA International Workshop on Formal Methods in VLSI Design, January 1991.
17. Simon Finn, Michael P. Fourman, Michael Francis, and Robert Harris, "Formal System Design - Interactive Synthesis Based on Computer-assisted Formal Reasoning," in Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design. Elsevier Science Publishers, Amsterdam, 1990.
18. Arthur D. Flatau, A Verified Implementation of an Applicative language with Dynamic Storage Allocation. Ph. D. Dissertation, The University of Texas at Austin, December, 1992. Also available (minus certain appendices) from Computational Logic as CLI Technical Report 83.
19. M. J. C. Gordon and T. F. Melham (editors), Introduction to HOL: A Theorem Proving Environment for Higher-Order Logic. Cambridge University Press, 1993.
20. M.J.C. Gordon. Why Higher-order Logic is a Good Formalism for Specifying and Verifying Hardware. Technical Report 77, University of Cambridge, Computer Laboratory, September 1985.
21. M.J.C. Gordon, "The Semantic Challenge of Verilog HDL," Proceedings of the Tenth Annual IEEE Symposium on Logic in Computer Science (LICS'95).
22. Warren A. Hunt, Jr., FM8501: A Verified Microprocessor, LNCS 795, Springer-Verlag, 1994.
23. Warren A. Hunt, Jr., "Microprocessor Design Verification," Journal of Automated Reasoning, 5(4):429-460, December 1989.
24. Warren A. Hunt, Jr. and Bishop Brock, "A Formal HDL and Its Use in the FM9001 Verification," in C.A.R. Hoare and M.J.C. Gordon, editors, Mechanized Reasoning and Hardware Design, pp. 35-48. Prentice-Hall International Series in Computer Science, Englewood Cliffs, N.J., 1992.
25. Graham Birtwistle, Jeffery Joyce, and Mike Gordon. Proving a Computer Correct in Higher Order Logic. Technical report, University of Calgary, Department of Computer Science, August 1985.
26. Steven D. Johnson, "Manipulating Logical Organization with System Factorizations," in Hardware Specification, Verification and Synthesis: Mathematical Aspects., Volume 408 of Lecture Notes in Computer Science, pp. 259-280. Springer Verlag, 1989.
27. C. Delgado Koos and P. T. Breuer (editors), Formal Semantics for VHDL, Kluwer, 1995.
28. LSI LOGIC, "1.5-Micron Array-Based Products Databook," LSI Logic Corporation, Milpitas, CA. 1990.
29. John McCarth,. "It's Past Time for Practical Computer Checked Proofs of Program Correctness," Computational Logic, Symposium Proceedings, Brussels, Esprit Basic Research Series, DG XIII, Commission of the European Communities, Springer-Verlag, November 1990.
30. Kenneth L. McMillan, Symbolic Model Checking, Kluwer, 1993.
31. J Strother Moore. PITON: A Verified Assembly Level Language. Technical Report 22, Computational Logic, 1988. To appear as a book in the Kluwer's series on automated reasoning under the title Piton: A Mechanically Verified Assembly-Level Language.
32. J Strother Moore, "A Mechanically Verified Language Implementation," Journal of Automated Reasoning, Vol. 5, pp. 493-518, December 1989. Also published as CLI Technical Report 30.
33. J Strother Moore, et al., "Special Issue on System Verification," Journal of Automated Reasoning, Vol. 5, No. 4, pp. 409-530, 1989.
34. Carl-Johan H. Seger and Randy E. Bryant. Formal Verification by Symbolic Evaluation of Partially-Ordered Trajectories. Technical Report 93-8. Computer Science Department, University of British Columbia, 1993.
35. Mandayam Srivas and Mark Bickford, "Formal Verification of a Pipelined Microprocessor," IEEE Software, Vol. 7, pp. 52-64, September 1990.
36. Mandayam Srivas and Steven P. Miller. Formal Verification of a Commercial Microprocessor. Technical Report SRI-CSL-95-4. Computer Science Laboratory, SRI International, Menlo Park, CA, Feb. 1995.
37. Matthew Wilding, "A Mechanically Verified Application for a Mechanically Verified Environment," Fifth Conference on Computer-Aided Verification, Lecture Notes in Computer Science, LNCS 697, pp. 268-279, Springer-Verlag, 1993. Also available as Technical Report 78, Computational Logic, 1994.
38. Matthew Wilding, "Specification, Construction, and Mechanically-checked Verification of a Simple Realtime Executive," Computational Logic Technical Report (in preparation), 1995.
39. Phillip J. Windley, "Formal Modeling and Verification of Microprocessors," IEEE Transactions on Computers, Vol. 44, No. 1, Jan. 1995, pp. 54-72.
40. Michael Yoeli, editor, Formal Verification of Hardware Design, IEEE Computer Society Press Tutorial, 1990.
41. William D. Young, A Verified Code Generator. Ph. D. Dissertation, University of Texas at Austin, 1988. See also Computational Logic Technical Report Number 37, 1988.
42. William D. Young, A Verified Code Generator. Ph. D. Dissertation, University of Texas at Austin, 1988. See also Computational Logic Technical Report Number 37, 1988.
43. William D. Young, "A Mechanically Verified Code Generator," Journal of Automated Reasoning, Vol. 5, Number 4, (December, 1989), pp. 493-518. Also available from Computational Logic as Technical Report 37.
44. William D. Young, "Verified Compilation in Micro-Gypsy," Proceedings of the Software Testing, Analysis and Verification Symposium, Key West Florida, December, 1989, pp. 20-26.