Fast and low-cost clock deskew buffer

IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn , Issue , 2004, Pages 202-210

  Omaña, Martin ^a   Rossi, Daniele ^a   Metra, Cecilia ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK BUFFERS; CLOCK CYCLES; POWER SUPPLY; SYSTEM OPERATION;

ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; PARAMETER ESTIMATION; SPURIOUS SIGNAL NOISE;

POWER ELECTRONICS;

EID: 24944443526     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.2004.1347841     Document Type: Conference Paper

References (23)

1. R. Aitken. New Defect Behavior at 130nm and Beyon Emerging Ideas Contribution, Extended Abstract. In IEEE European Test Symp. - Informal Digest Papers, pages 279 - 284, 2004.
2. F. Caignet, D. Delmas-Bendhia, and E. Sicard. The Challenge of Signal Integrity in Deep-Submicrometer CMOS Technology. In Proc. of IEEE, pages 556 - 573, 2001.
3. Y. Chang, K. Gupta, and C. Koh. Analysis of Ground Bounce in Deep Sub-Mmicron Circuits. In Proc. of IEEE VLSI Test Symp., pages 110-116, 1997.
4. D. Deleganes, J. Douglas, B. Kommandur, and M. Patyra. Designing a 3GHz, 130nm, Intel Pentium 4 Processor. Symp. VLSI Circuits Dig. Tech. Papers, pages 130 - 133, 2002.
5. C. E. Dike, N. A. Kurd, P. Patra, and J. Barkatullah. A Design for Digital, Dynamic Clock Deskew. In Symp. VLSI Circuits Dig. Tech. Papers, pages 21-24, 2003.
6. M. Favalli and C. Metra. Testing scheme for IC's clock. In Proc. of Eur Design and Test Conf., pages 445 -449, 1997.
7. D. D. Josephson, S. Poehlman, V. Govan, and C. Mumford. Test Methodology for the McKinley Processor. In Proc. of IEEE Int. Test Conf., pages 578 - 585, 2001.
8. G. Kim, M. K. Kim, B. S. Chang, and W. Kim. A Low-Voltage, Low-Power CMOS Delay Element. IEEE Journal of Solid State Circuit, 31(7):966 - 970, July 1996.
9. R. Kuppuswamy, K. Callahan, K. Wong, D. Ratchen, and G. Taylor. On-Die Clock Jitter Detector for High Speed Microprocessor. In Symp. VLSI Circuits Dig. Tech. Papers, pages 187 - 190, 2001.
10. N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland. A Multigigahertz Clocking Scheme for the Pentium 4 Microprocessor. IEEE Journal of Solid State Circuit, 36(11):1647-1653, November 2001.
11. Y. Liu, S. R. Nassif, L. T. Pileggi, and A. J. Strojwas. Impact of Interconnect Variations on the Clock Skew of a Gigahertz Microprocessor. ACM Design Automation Conference, 2000.
12. C. Metra, M. Favalli, and B. Riccò. On-Line Testing Scheme for Clocks' Faults. In Proc. of IEEE Int. Test Conf., pages 587 - 596, 1997.
13. C. Metra, M. Favalli, and B. Riccò. Concurrent Checking of Clock Signals' Correctness. IEEE Design k Test, pages 42-48, 1998.
14. C. Metra, S. D. Francescantonio, and T. Mak. Implications of Clock Distribution Faults and Issues with Screening Them during Manufacturing Testing. IEEE Trans. Comput., 53(5):531 - 546, May 2004.
15. C. Metra, S. D. Francescantonio, and T. M. Mak. Clock Faults' Impact on Manufacturing Testing and Their Possible Detection Through On-Line Testing. Proc. of IEEE Int. Test Conf., pages 100-109, October 2002.
16. C. Metra, S. D. Francescantonio, T. M. Mak, and B. Riccò. Evaluation of Clock Distribution Networks' Most Likely Faults and Produced Effects. Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pages 357 - 365, October 2001.
17. C. Metra, F. Giovanelli, M. Soma, and B. Riccò. Self-Checking Scheme for Very Fast Clock's Skew Correction. In Proc. of IEEE Int. Test Conf, pages 652 - 661, 1999.
18. C. Metra, T. Mak, and M. Omana. Should We Make our Design for Testability Skemes Fault Secure? In IEEE European Test Symp. - Informal Digest Papers, pages 67 - 72, 2004.
19. C. Metra, T. Mak, and D. Rossi. Clock Calibration Faults and their Impact on Quality of High Performance Microprocessors. In Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pages 63 - 70, 2003.
20. P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. H. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler, C. J. Alpert, C. A. Carter, R. N. Bailey, J. G. Petrovick, B. L. Krauter, and B. D. McCredie. A Clock Distribution Network for Microprocessors. IEEE Journal of Solid-State Circuits, 36(5), May 2001.
21. D. Rossi, A. Muccio, A. K. Nieuwland, A. Katoch, and C. Metra. Impact of ECCs on SSO Noise for On-Chip Busses of High Reliability Systems. In Proc. of 10th IEEE Int. On-Line Testing Symp., pages 135 - 140, 2004.
22. J. Segura and C. F. Hawkins. How It Works, How It Fails. John Wiley & Son, Inc., 2004.
23. N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design. Addison Wesley, 1994.