Fast run-time reconfiguration for SEU injection

Lecture Notes in Computer Science

Volumn 3463, Issue , 2005, Pages 230-245

  De Andrés, David ^a   Albaladejo, José ^a   Lemus, Lenin ^a   Gil, Pedro ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER SCIENCE; DATA STORAGE EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; VLSI CIRCUITS;

FAULT INJECTION; MEMORY ELEMENTS; RUN-TIME RECONFIGURATION METHODOLOGY; SINGLE EVENT UPSETS (SEU);

COMPUTER CONTROL SYSTEMS;

EID: 24944439931     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11408901_18     Document Type: Conference Paper

References (23)

1. Gil P et.al: Fault Representativeness. Deliverable ETIE2, Report from the "Dependability Benchmarking" Project (IST-2000-25425). http://www.laas.fr/DBench/index.html, (2002)
2. Iyer R K: Experimental Evaluation. International Symposium on Fault-Tolerant Computing - Special Issue. Pasadena, California, USA (1995), 115-132
3. Hsueh M-C, Tsai T K, Iyer R K: Fault injection techniques and tools. IEEE Computer, Vol. 30, no 4 (1997) 75-82
4. Arlat J, Crouzet Y, Karlsson J, Folkesson P, Fuchs E, Leber G: Comparison of Physical and Software-Implemented Fault Injection Techniques. IEEE Transactions on Computers, Vol. 52, no 9 (2003) 1115-1133
5. Fabre J C, Sallés F, Rodríguez M, Arlat J: Assessment of COTS microkernel-based system by fault injection. International Working Conference on Dependable Computing for Critical Applications. San José, USA (1999) 19-38
6. Gil D, Gracia J, Baraza J C, Gil P: Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault tolerant system. Microelectronics Journal, Vol. 34, no 1 (2003) 41-51
7. Burgun L, Reblewski F, Fenelon G, Barbier J, Lepape O: Serial Fault Emulation. Design Automation Conference (DAC). Las Vegas, USA (1996) 801-806
8. Cheng K-T, Huang S-Y, Dai W-J: Fault Emulation: A New Methodology for Fault Grading. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (CADICS), Vol. 18, no10 (1999) 1487-1495
9. Hong J-H, Hwang S-A, Wu C-W: An FPGA-based Hardware Emulator for Fast Fault Emulation. IEEE 39th Midwest Symposium on Circuits and Systems, Vol. 1. Ames, USA (1996) 345-348
10. Hwang S-A, Hong J-H, Wu C-W: Sequential Circuit Fault Simulation Using Logic Emulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (CADICS), Vol. 17, no8 (1998) 724-736
11. Civera P, Macchiarulo L, Rebaudengo M, Sonza Reorda M, Violante M: An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits. Journal of Electronic Testing: Theory and Applications, no18 (2002) 261-271
12. Civera P, Macchiarulo L, Rebaudengo M, Sonza Reorda M, Violante M: New Techniques for efficiently assessing reliability of SOCs. Microelectronics Journal, Vol. 34, no1 (2003) 53-61
13. Antoni L, Leveugle R, Fehér B: Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT). Vancouver, Canada (2002) 245-253
14. Antoni L, Leveugle R, Fehér B: Using Run-Time Reconfiguration for Fault Injection Applications. IEEE Transactions on Instrumentation and Measurement, Vol. 52, no5 (2003) 1468-1473
15. Parreira A, Teixeira J P, Santos M: A Novel Approach to FPGA-Based Hardware Fault Modeling and Simulation. 6th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS). Poznan, Poland (2003) 17-24
16. Parreira A, Teixeira J P, Santos M: Built-In Self-Test Preparation in FPGAs. 7th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS). Tatrmaská Lomnica, Slovak Republic (2004)
17. Stratix II Device Handbook, Volume 1. Altéra Corp. SII5v1-2.1. www.altera.com (2005)
18. Virtex-II Platform FPGAs: Complete Data Sheet. Xilinx Corp. DS031, v3.3. www.xilinx.com (2004)
19. RC1000 Functional Reference Manual. Celoxica Inc. RM-1140-0. www.celoxica.com (2001)
20. Virtex 2.5V field programmable gate arrays. Xilinx Corp. DS003-2, v 2.6. www.xilinx.com (2001)
21. Virtex FPGA series configuration and readback. Xilinx Corp. XAPP138, v 2.5. www.xilinx.com(2001)
22. Guccione S, Levi D, Sundararajan P: JBits: A Java-based Interface for Reconfigurable Computing. 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD) (1999)
23. Romani E: Structural PIC165X microcontroller. The Hamburg CHDL Archive. http://tech-www.informatik.uni-hamburg.de/vhdl/(1998)