Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system

Microelectronics Journal

Volumn 34, Issue 1, 2003, Pages 41-51

  Gil, D ^a   Gracia, J ^a   Baraza, J C ^a   Gil, P J ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Dependability; Experimental validation; Fault injection techniques; Fault tolerance mechanisms; VHDL simulation

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; COMPUTER SOFTWARE; ERROR ANALYSIS;

FAULT INJECTION TECHNIQUES;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0037244941     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2692(02)00128-3     Document Type: Conference Paper

References (30)

1. Clark J., Pradhan D. Fault injection. A method for validating computer-system dependability. IEEE Computer. June:1995.
2. Sueh M., Tsai T., Iyer R. Fault injection techniques and tools. IEEE Computer. April:1997;75-82.
3. J. Arlat, Validation de la Sûreté de Fonctionnement par Injection de Fautes, Méthode - Mise en Oeuvre - Application, Thèse présentée à L'Institut National Polytechnique de Toulouse, Rapport de Recherche LAAS No. 90-399, Décembre 1990.
4. D. Gil, Validación de Sistemas Tolerantes a Fallos mediante inyección de fallos en modelos VHDL, Tesis Doctoral, Departamento de Ingeniería de Sistemas, Computadores y Automática (DISCA), Universidad Politécnica de Valencia, Spain, 1999.
5. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, Fault injection into VHDL models: the MEFISTO tool, Proceedings of the 24th International Symposium on Fault-Tolerant Computing (FTCS-24), Austin, Texas, USA, 1994, pp. 66-75.
6. A.M. Amendola, A. Benso, F. Corno, L. Impagliazzo, P. Marmo, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, Fault behaviour observation of a microprocessor system through a VHDL simulation-based fault injection experiment, Proceedings of EuroDAC96, 1996.
7. J. Boué, P. Pétillon, Y. Crouzet, J. Arlat, Early experimental validation of fault tolerance: the VHDL-based fault injection tool MEFISTO-L, DeVa ESPRIT Project 20072, Second Year Report, 1997.
8. Ghosh S., Chakraborty T.J. On behavior fault modeling for digital design. Journal of Electronic Testing: Theory and Applications. 2:1991;135-151.
9. Armstrong J.R., Lam F.-S., Ward P.C. Test generation and fault simulation for behavioural models. Schoen J.M. Performance and Fault Modelling with VHDL. 1992;240-303 Prentice Hall, Englewood Cliffs, NJ.
10. DeLong T.A., Johnson B.W., Profeta J.A. III. A fault injection technique for VHDL behavioral-level models. IEEE Design and Test of Computers. 13:(4):1996;24-33.
11. V. Sieh, O. Tschäche, F. Balbach, Verify: evaluation of reliability using VHDL - models with embedded fault descriptions. Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS-27), Seatle, Washington, USA, 1997, pp. 32-36.
12. J. Gracia, D. Gil, J.C. Baraza, P.J. Gil, Application of different VHDL-based fault injection techniques to the validation of a fault-tolerant microcomputer system, Workshops and Abstracts of the International Conference on Dependable Systems and Networks (FTCS-30 and DCCA-8), New York, USA, 2000, pp. B-54-B-55.
13. J. Gracia, J.C. Baraza, D. Gil, P.J. Gil, A study of the experimental validation of fault tolerant systems using different VHDL-based fault injection techniques, Proceedings of the Seventh IEEE On-Line Testing Workshop, Taormina, Italy, 2001, p. 140.
14. J. Gracia, J.C. Baraza, D. Gil, P.J. Gil, Comparison and application of different VHDL-based fault injection techniques, Proceedings of 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT2001), San Francisco, USA, 2001, pp. 233-241.
15. Iyer R.K., Rosseti D. A measurement-based model for workload dependence of CPU errors. IEEE Transactions on Computers. C-35:(June):1986;511-519.
16. D. Gil, J. Gracia, J.C. Baraza, P.J. Gil, A study of the effects of transient fault injection into the VHDL model of a fault-tolerant microcomputer system, Proceedings of the Sixth IEEE International On-Line Testing Workshop, Palma de Mallorca, Spain, 2000, pp. 73-79.
17. E. Jenn, Sur la validation des systèmes tolérant les fautes: injection de fautes dans des modèles de simulation VHDL, Thèse, Rapport LAAS No. 94-361, 1994.
18. D. Gil, J.V. Busquets, J.C. Baraza, P. Gil, Using VHDL in the techniques of fault injection based on simulation, Proceedings of XIII Design of Circuits and Integrated Systems Conference (DCIS-98), Madrid, Spain, 1998, pp. 174-180.
19. E. Jenn, J. Arlat, Mise en Oeuvre de l'Injection de Fautes en VHDL, LAAS Reserche Report No. 92-66, Laboratoire d'Analyse et d'Architecture des Systèmes du CNRS, Toulouse, France, July 1992.
20. Perry D.L. VHDL. 1994;McGraw-Hill, New York.
21. Amerasekera E.A., Najm F.N. Failure Mechanisms in Semiconductor Devices. 1997;Wiley, New York.
22. Fault Representativeness, Deliverable ETDI2 of Dependability Benchmarking Project (DBENCH), IST-2000-25245, July 2002.
23. T. Riesgo, J. Uceda, A fault model for VHDL descriptions at the register transfer level, Proceedings of the 1996 European Design Automation Conference (EuroDAC'96), Geneve, Switzerland, 1996, pp. 462-467.
24. R. Leveugle, Fault injection in VHDL descriptions and emulation, Proceedings of 2000 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT2000), Yamanashi, Japan, 2000, pp. 414-419.
25. Baraza J.C., Gracia J., Gil D., Gil P.J. A prototype of a VHDL-based fault injection tool description and application. Journal of Systems Architecture. 47:(10):April 2002;847-867.
26. Model Technology, ModelSim EE/PLUS Reference Manual, 1998.
27. D. Gil, R. Martínez, J.C. Baraza, J.V. Busquets, P.J. Gil, Fault injection into VHDL models: experimental validation of a fault tolerant microcomputer system, Proceedings of Third European Dependable Computing Conference (EDCC-3), Prague, Czech Republic, 1999, pp. 191-208.
28. Armstrong J.R. Chip-Level Modelling with VHDL. 1989;Prentice Hall, Englewood Cliffs, NJ.
29. Arlat J., Costes A., Crouzet Y., Laprie J., Powell D. Fault injection and dependability evaluation of fault-tolerant systems. IEEE Transactions on Computers. 42:(8):August 1993;913-923.
30. J.C. Baraza, J. Gracia, D. Gil, P.J. Gil, A prototype of a VHDL-based fault injection tool, Proceedings of 2000 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT2000), Yamanashi, Japan, 2000, pp. 396-404.