-
2
-
-
4544359901
-
SOP: What is it and why? a new microsystem-integration technology paradigm-moore's law for system integration of miniaturized convergent systems of the next decade
-
R. Tummala, "SOP: What is it and why? a new microsystem-integration technology paradigm-moore's law for system integration of miniaturized convergent systems of the next decade," IEEE Transactions on Advanced Packaging, 2004.
-
(2004)
IEEE Transactions on Advanced Packaging
-
-
Tummala, R.1
-
3
-
-
4544346240
-
The SOP for miniaturized, mixed-signal computing, communication, and consumer systems of the next decade
-
R. T. et al, "The SOP for miniaturized, mixed-signal computing, communication, and consumer systems of the next decade," IEEE Transactions on Advanced Packaging, 2004.
-
(2004)
IEEE Transactions on Advanced Packaging
-
-
T., R.1
-
7
-
-
2942658001
-
Timing, energy, and thermal performance of three-dimensional integrated circuits
-
S. Das, A. Chandrakasan, and R. Reif, "Timing, energy, and thermal performance of three-dimensional integrated circuits," in Proc. Great Lakes Symposum on VLSI, 2004.
-
(2004)
Proc. Great Lakes Symposum on VLSI
-
-
Das, S.1
Chandrakasan, A.2
Reif, R.3
-
9
-
-
0038684860
-
Temperature-aware microarchitecture
-
K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in Proc. IEEE Int. Conf. on Computer Architecture, 2003, pp. 2-13.
-
(2003)
Proc. IEEE Int. Conf. on Computer Architecture
, pp. 2-13
-
-
Skadron, K.1
Stan, M.2
Huang, W.3
Velusamy, S.4
Sankaranarayanan, K.5
Tarjan, D.6
-
10
-
-
4344688812
-
Multi-layer floorplanning for reliable system-on-package
-
P. Shiu, R. Ravichandran, S. Easwar, and S. K. Lim, "Multi-layer floorplanning for reliable system-on-package," in Proc. IEEE Int. Symp. on Circuits and Systems, 2004.
-
(2004)
Proc. IEEE Int. Symp. on Circuits and Systems
-
-
Shiu, P.1
Ravichandran, R.2
Easwar, S.3
Lim, S.K.4
-
11
-
-
10444236433
-
Physical layout automation for system-on-packages
-
R. Ravichandran, J. Minz, M. Pathak, S. Easwar, and S. K. Lim, "Physical layout automation for system-on-packages," in IEEE Electronic Components and Technology Conference, 2004.
-
(2004)
IEEE Electronic Components and Technology Conference
-
-
Ravichandran, R.1
Minz, J.2
Pathak, M.3
Easwar, S.4
Lim, S.K.5
-
13
-
-
3042662116
-
Net and pin distribution for 3D package global routing
-
J. Minz, M. Pathak, and S. K. Lim, "Net and pin distribution for 3D package global routing," in Proc. Design, Automation and Test in Europe, 2004.
-
(2004)
Proc. Design, Automation and Test in Europe
-
-
Minz, J.1
Pathak, M.2
Lim, S.K.3
-
14
-
-
0029488327
-
Rectangle packing based module placement
-
H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle packing based module placement," in Proc. IEEE Int. Conf. on Computer-Aided Design, 1995, pp. 472-479.
-
(1995)
Proc. IEEE Int. Conf. on Computer-aided Design
, pp. 472-479
-
-
Murata, H.1
Fujiyoshi, K.2
Nakatake, S.3
Kajitani, Y.4
-
16
-
-
0031705566
-
Efficient algorithms for the minimum shortest path steiner arborescence problem with applications to VLSI physical design
-
J. Cong, A. B. Kahng, and K.-S. Leung, "Efficient algorithms for the minimum shortest path steiner arborescence problem with applications to VLSI physical design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 24-39, 1999.
-
(1999)
IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems
, pp. 24-39
-
-
Cong, J.1
Kahng, A.B.2
Leung, K.-S.3
-
17
-
-
0027206842
-
Crosstalk-minimum layer assignment
-
J. D. Cho, S. Raje, M. Sarrafzadeh, M. Sriram, and S. M. Kang, "Crosstalk-minimum layer assignment," in IEEE Custom Integrated Circuits Conference, 1993.
-
(1993)
IEEE Custom Integrated Circuits Conference
-
-
Cho, J.D.1
Raje, S.2
Sarrafzadeh, M.3
Sriram, M.4
Kang, S.M.5
-
20
-
-
1642336365
-
Edge separability based circuit clustering with application to multi-level circuit partitioning
-
J. Cong and S. K. Lim, "Edge separability based circuit clustering with application to multi-level circuit partitioning," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 3, pp. 346-357, 2004.
-
(2004)
IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems
, vol.23
, Issue.3
, pp. 346-357
-
-
Cong, J.1
Lim, S.K.2
|