Minimization of the expected path length in BDDs based on local changes

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 866-871

  Ebendt, Rüdiger ^a   Günther, Wolfgang ^b   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; BOOLEAN FUNCTIONS; COMPUTER SIMULATION; GRAPHIC METHODS; MATHEMATICAL MODELS; OPTIMIZATION; TRANSISTORS;

BINARY DECISION DIAGRAMS (BDD); FUNCTIONAL SIMULATIONS; PASS TRANSISTOR LOGIC (PTL);

BINARY SEQUENCES;

EID: 2442624433     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. P. Ashar and S. Malik, "Fast functional simulation using branching programs," in Int'l Conf. on CAD, pp. 408-412, 1995.
2. H. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990.
3. L. Benini, E. Macii, and M. Poncino, "Telescopic units: increasing the average throughput of pipelined designs by adaptive latency control," in Design Automation Conference, pp. 22-27, 1997.
4. K. Brace, R. Rudell, and R.E. Bryant, "Efficient Implementation of a BDD Package", in Design Automation Conf., pp. 40-45, 1990.
5. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," in IEEE Trans. on Comp., Vol. 8(35), pp. 677-691, 1986.
6. R. Drechsler, N. Drechsler, and W. Günther, "Fast exact minimization of BDDs," in IEEE Trans. on CAD, Vol. 3(19), pp. 384-389, 2000.
7. R. Drechsler and W. Günther, Towards One-Pass Synthesis, Kluwer Academic Publishers, 2002.
8. R. Ebendt, W. Günther, and R. Drechsler, "Combination of lower bounds in exact BDD minimization," in Design, Automation and Test in Europe, pp. 758-763, 2003.
9. G. Fey and R. Drechsler, "Minimizing the number of paths in BDDs," in 15th Symp. on Integrated Circuits and System Design, pp. 359-364, 2002.
10. Y. Iguchi and T. Sasao and M. Matsuura, "Evaluation of multiple-output logic functions using decision diagrams," in Asian South Pacific Design Automation Conference, pp. 312-315, 2003.
11. N. Ishiura, H. Sawada, and S. Yajima, "Minimization of binary decision diagrams based on exchange of variables," in Int 7 Conf. on CAD, pp. 472-475, 1991.
12. Y.-M. Jiang, A. Krstic, K.-T. Cheng, and M. Marek-Sadowska, "Postlayout logic restructuring for performance optimization," in Design Automation Conference, pp. 662-665, 1997.
13. Collaborative Benchmark Laboratory, 1993 LGSynth Benchmarks, North Carolina State University, Department of Computer Science, 1993.
14. T. H. Liu, A. Aziz, and J. Burns. "Performance driven synthesis for pass-transistor logic," in Int'l Workshop on Logic Synth., pp. 255-259, 1998.
15. Y. Y. Liu, K. H. Wang, T. T. Hwang, and C. L. Liu, "Binary decision diagram with minimum expected path length," in Design, Automation and Test in Europe, pp. 708-712, 2001.
16. L. Macchiarulo, L. Benini, and E. Macii, "On-the-fly layout generation for PTL macrocells," in Design, Automation and Test in Europe, pp. 546-551, 2001.
17. A. Mukherjee, R. Sudhakar, M. Marek-Sadowska, and S. Long, "Wave steering in YADDs: a novel non-iterative synthesis and layout technique," in Design Automation Conf., pp. 466-471, 1999.
18. S. Nagayama, A. Mishchenko, T. Sasao, and J. Butler, "Minimization of Average Path Length in BDDs by Variable Reordering," in Proc. of International Workshop on Logic and Synthesis 2003, Los Angeles, 2003.
19. R. Rudell, "Dynamic variable ordering for ordered binary decision diagrams," in Int'l Conf. on CAD, pp. 42-47, 1993.
20. C. Scholl and B. Becker, "On the generation of multiplexer circuits for pass transistor logic," in Design, Automation and Test in Europe, pp. 372-378, 2000.
21. C. Scholl, R. Drechsler, and B. Becker, "Functional simulation using binary decision diagrams," in Int'l Conf. on CAD, pp. 8-12, 1997.
22. F. Somenzi, CU Decision Diagram Package Release 2.3.1, University of Colorado at Boulder, 2002.