On-the-fly layout generation for PTL macrocells

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 546-551

  Macchiarulo, Luca ^a   Benini, Luca ^b   Macii, Enrico ^a  

^a POLITECNICO DI TORINO   (Italy)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC LAYOUT; AUTOMATIC SYNTHESIS; LAYOUT GENERATIONS; PASS TRANSISTORS; PASS-TRANSISTOR LOGIC; PHYSICAL SYNTHESIS; QUALITY OF RESULTS; SEAMLESS INTEGRATION;

DESIGN; EXHIBITIONS; TOOLS;

AVAILABILITY;

EID: 0038450554     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915077     Document Type: Conference Paper

References (16)

1. V. Oklobdzija, "Differential and Pass-Transistor CMOS Logic for High Performance Systems", Microelectronics Journal, Vol. 29, No. 10, pp. 679-688, 1998.
2. T. Kuroda, T. Sakurai, "Low-Power Circuit Design Techniques for Multimedia CMOS VLSls", Electronics and Communications in Japan, Part 3, Vol. 81, No. 9, p. 67-74, 1998.
3. R. Zimmermann, W. Fichtner, i "Low-Power Logic Styles: CMOS versus Pass-Transistor Logic", IEEE Journal of Solid-State Circuits, Vol. 32, No. 7, pp. 1079, 1997.
4. K. Taki, "A Survey for Pass-Transistor Logic Technologies", ASPDAC-98, pp. 223-225, 1998.
5. K. Yano, Y. Sasaki, K. Rikino, K. Seki, "Top-Down Pass-Transistor Logic", IEEE Journal of Solid-State Circuits, Vol. 31, No. 6, pp. 792-803, 1996.
6. R. Chaudhry, T.-H. Liu, A. Aziz, J. Burns, "Area-Oriented Synthesis for Pass-Transistor Logic", ICCD-98, pp. 160-167, 1998.
7. V. Bertacco, S. Minato, P. Verplaetse, L. Benini, G. De Micheli, "Decision Diagrams and Pass Transistor Logic Synthesis", IWLS-97, Paper 3.1, 1997.
8. P. Buch, A. Narayan, A. R. Newton, A. L. Sangiovanni-Vincentelli, "Logic Synthesis for Large Pass Transistor Networks", ICCAD-97, pp. 663-670, 1997.
9. F. Ferrandi, A. Macii, E. Macii, M. Poncino, R. Scarsi, F. Somenzi, "Symbolic Algorithms for Layout-Oriented Synthesis of Pass Transistor Logic Circuits", ICCAD-98, pp. 235-241, 1998.
10. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw Hill, 1994.
11. Y. Sasaki, K. Rikino, K. Yano, "ALPS: An Automatic Layouter for Pass-Transistor Cell Synthesis", ASPDAC-98, pp. 227-232, 1998.
12. M. A. Riepe, K. A. Sakallah, "Transistor level Micro-Placement and Routing for Two-Dimensional Digital VLSI Cell Synthesis", ISPD-99, pp. 74-81, 1999.
13. F. Brglez, H. Fujiwara, "A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran", ISCAS-8S, pp. 785-794, 1985.
14. M. Sarrafzadeh, C.-K. Wong, An introduction to VLSI physical design, McGraw Hill, 1996.
15. S. Chow, H. Chang, J. Lam, Y. Liao, "The Layout Synthesizer: An Automatic Block Generation System", CICC9S, pp. 11.1.1-11.1.4. 1992.
16. S. I. Minato, Binary Decision Diagrams and Applications for VLSI CAD, Kluwer, 1996.