Minimizing the number of paths in BDDs

Proceedings - 15th Symposium on Integrated Circuits and Systems Design, SBCCI 2002

Volumn , Issue , 2002, Pages 359-364

  Fey, G ^a   Drechsler, R ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; RECONFIGURABLE HARDWARE; SYSTEMS ANALYSIS;

MINIMIZING THE NUMBER OF; SAT-SOLVING; STATISTICAL EXPERIMENTS;

BOOLEAN FUNCTIONS;

EID: 2442454414     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2002.1137683     Document Type: Conference Paper

References (14)

1. K. Brace, R. Rudell, and R. Bryant. Efficient implementation of a BDD package. In Design Automation Conf., pages 40-45, 1990.
2. R. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 35(8):677-691, 1986.
3. R. Bryant. Symbolic Boolean manipulation with ordered binary decision diagrams. ACM, Comp. Surveys, 24:293-318, 1992.
4. R. Bryant. Binary decision diagrams and beyond: Enabeling techniques for formal verification. In Int'l Conf. on CAD, pages 236-243, 1995.
5. R. Drechsler and B. Becker. Binary Decision Diagrams - Theory and Implementation. Kluwer Academic Publishers, 1998.
6. R. Drechsler, W. Günther, and F. Somenzi. Using lower bounds during dynamic BDD minimization. IEEE Trans. on CAD, 20(1), 2001.
7. G. Fey and R. Drechsler. Utilizing BDDs for disjoint SOP minimization. In 45th IEEE International Midwest Symposium on Circuits and Systems, 2002.
8. N. Ishiura, H. Sawada, and S. Yajima. Minimization of binary decision diagrams based on exchange of variables. In Int'l Conf. on CAD, pages 472-475, 1991.
9. A. Mishchenko and M. Perkowski. Fast heuristic minimization of exclusive-sums-of-products. In 5th Int'l Workshop on Applications of the Reed-Muller Expansion in Circuit Design. Mississippi State University, 2001.
10. S. Panda and F. Somenzi. Who are the variables in your neighborhood. In Int'l Conf. on CAD, pages 74-77, 1995.
11. S. Reda, R. Drechsler, and A. Orailoglu. On the relation between SAT and BDDs for equivalence checking. In Int'l Symposium on Quality of Electronic Design (ISQED), pages 394-399, 2002.
12. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Int'l Conf. on CAD, pages 42-47, 1993.
13. F. Somenzi. CUDD: CU Decision Diagram Package Release 2.3.1. University of Colorado at Boulder, 2001.
14. Y. Ye and K. Roy. Graph-based synthesis algorithms for AND/XOR networks. In Design Automation Conf., pages 107-112, 1997.