Silicon single-electron devices

NTT Technical Review

Volumn 2, Issue 2, 2004, Pages 21-27

  Takahashi, Yasuo ^a   Ono, Yukinori ^a   Fujiwara, Akira ^a   Inokawa, Hiroshi ^a  

^a Bio Medical Informatics Research Center   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

PATTERN-DEPENDENT OXIDATION (PADOX); POWER CONSUMPTION; SINGLE-ELECTRON DEVICES (SED); SINGLE-ELECTRON TRANSISTORS (SET);

CMOS INTEGRATED CIRCUITS; DATA PROCESSING; GATES (TRANSISTOR); INTEGER PROGRAMMING; LOGIC CIRCUITS; LSI CIRCUITS; MICROPROCESSOR CHIPS; MOS DEVICES; MOSFET DEVICES; NANOSTRUCTURED MATERIALS; VOLTAGE CONTROL;

SILICON;

EID: 2442623722     PISSN: 13483447     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (21)

1. P. A. Gargini, "Global route to future semiconductor technology," IEEE Circuits and Devices Magazine, Vol. 18, No. 2, pp. 13-17, 2002, Home page of International Technology Roadmap for Semiconductors: http://public.itrs.net/.
2. S. Suzuki, "Research and development to achieve total power management," NTT Review, Vol. 11, No. 3, pp. 56-61, 1999.
3. Y. Takahashi, "Single-electron Device - An Ultimate Device That Operates on Just a Single Electron," NTT Review, Vol. 12, No. 1, pp. 12-16, 2000.
4. A. Fujiwara, Y. Takahashi, K. Yamazaki, and K. Murase, "Si single-electron device with integrated Si islands," NTT Review, Vol. 10, No. 6, pp. 114-118, 1998.
5. A. Fujiwara and Y. Takahashi, "Si single-electron CCD," NTT Review, Vol. 13, No. 6, pp. 56-60, 2001.
6. K. K. Likharev, "Single-electron devices and their applications," Proceedings of IEEE, Vol. 87, pp. 606-632, 1999.
7. Y. Takahashi, Y. Ono, A. Fujiwara, and H. Inokawa, "Silicon Single-Electron Devices," Journal of Physics: Condensed Matter, Vol. 14, pp. 995-1033, 2002.
8. Y. Takahashi, M. Nagase, H. Namatsu, K. Kurihara, K. Iwadate, Y. Nakajima, S. Horiguchi, K. Murase, and M. Tabe, "Fabrication technique for Si single-electron transistor operating at room temperature," Electronics Letters, Vol. 31, pp. 136-137, 1995.
9. Y. Takahashi, H. Namatsu, K. Kurihara, K. Iwadate, M. Nagase, and M. Murase, "Size dependence of the characteristics of Si single-electron transistors on SIMOX substrates," IEEE Transaction of Electron Devices, Vol. ED-43, pp. 1213-1217, 1996.
10. Y. Ono, Y. Takahashi, K. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara, and K. Murase, "Fabrication method for IC-oriented Si single-electron transistors," IEEE Transaction of Electron Devices, Vol. ED-47, pp. 147-153, 2000.
11. H. I. Liu, D. K. Biegelsen, N. M. Johnson, F. A. Ponce, and R. F. W. Pease, "Self-limiting oxidation of Si nanowires," Journal of Vacuum Science Technology, Vol. B 11, pp. 2532-2537, 1993.
12. K. Shiraishi, M. Nagase, S. Horiguchi, H. Kageshima, M. Uematsu, Y. Takahashi, and K. Murase, "Designing of silicon effective quanturn dots by using the oxidation-induced strain: a theoretical approach," Physica E, Vol. 7, pp. 337-341, 2000.
13. S. Horiguchi, M. Nagase, K. Shiraishi, H. Kageshima, Y. Takahashi, and K. Murase, "Mechanism of potential profile formation of silicon single-electron transistors fabricated using pattern-dependent oxidation," Japanese Journal of Applied Physics, Vol. 40, pp. L29-L32, 2001.
14. T. Fujisawa, "Quantum Information Technology based on Single Electron Dynamics," NTT Technical Review, Vol. 1, No. 3, pp. 41-45, 2003.
15. N. M. Zimmerman, W. H. Huber, A. Fujiwara, and Y. Takahashi, "Excellent charge offset stability in a Si-based single-electron tunneling transistor," Applied Physics Letters, Vol. 79, pp. 3188-3190, 2001.
16. A. Fujiwara, S. Horiguchi, M. Nagase, and Y. Takahashi, "Threshold voltage of Si single-electron transistor," Japanese Journal of Applied Physics, Vol. 42, pp. 2429-2433, 2003.
17. Y. Takahashi, A. Fujiwara, K. Yamazaki, H. Namatsu, K. Kurihara, and K. Murase, "Multi-gate single-electron transistors and their application to an exclusive-OR gate," Applied Physics Letters, Vol. 76, pp. 637-639, 2000.
18. Y. Ono, H. Inokawa, and Y. Takahashi, "Binary Adders of Multigate Single-Electron Transistors: Specific Design Using Pass-Transistor Logic," IEEE Transaction on Nanotechnology, Vol. 1, pp. 63-67, 2002.
19. H. Inokawa, A. Fujiwara, and Y. Takahashi, "A multipeak negative differential resistance device by combining single-electron and metal-oxide-semiconductor transistors," Applied Physics Letters, Vol. 79, pp. 3618-3620, 2001.
20. H. Inokawa, A. Fujiwara, and Y. Takahashi, "A merged single-electron transistor and metal-oxide-semiconductor transistor logic for interface and multiple-valued logic," Japanese Journal of Applied Physics, Vol. 38, pp. 2566-2568, 2002.
21. H. Inokawa, A. Fujiwara, and Y. Takahashi, "Multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors," IEEE Transaction of Electron Devices, Vol. 50, pp. 462-470, 2003.