-
1
-
-
0008600390
-
Etching process for high aspect ratio micro systems technology (HARMST)
-
Kassing R and Rangelow I W 1996 Etching process for high aspect ratio micro systems technology (HARMST) Microsys. Technol. 3 20-7
-
(1996)
Microsys. Technol.
, vol.3
, pp. 20-27
-
-
Kassing, R.1
Rangelow, I.W.2
-
2
-
-
65949104489
-
High-aspect-ratio Si etching for microsensor fabrication
-
Juan W H and Pang S W 1995 High-aspect-ratio Si etching for microsensor fabrication J. Vac. Sci. Technol. A 13 834-8
-
(1995)
J. Vac. Sci. Technol. A
, vol.13
, pp. 834-838
-
-
Juan, W.H.1
Pang, S.W.2
-
4
-
-
0036197724
-
Fabrication of thick silicon dioxide layers using drie, oxidation and trench refill
-
Zhang C and Najafi K 2002 Fabrication of thick silicon dioxide layers using drie, oxidation and trench refill Proc. MEMS 2002 pp 160-3
-
(2002)
Proc. MEMS 2002
, pp. 160-163
-
-
Zhang, C.1
Najafi, K.2
-
5
-
-
0037817708
-
Si through-hole interconnections filled with Au-Sn solder by molten metal suction method
-
Yamamoto S, Itoi K, Suemasu T and Takizawa T 2003 Si through-hole interconnections filled with Au-Sn solder by molten metal suction method Proc. MEMS 2003 pp 642-5
-
(2003)
Proc. MEMS 2003
, pp. 642-645
-
-
Yamamoto, S.1
Itoi, K.2
Suemasu, T.3
Takizawa, T.4
-
6
-
-
84944739646
-
Robust SOI process without footing for ultra high-performance microgyroscopes
-
Kim J, Park S, Kwak D, Ko H, Carr W, Buss J and Cho D D 2003 Robust SOI process without footing for ultra high-performance microgyroscopes Proc. Transducers'03 pp 1691-4
-
(2003)
Proc. Transducers'03
, pp. 1691-1694
-
-
Kim, J.1
Park, S.2
Kwak, D.3
Ko, H.4
Carr, W.5
Buss, J.6
Cho, D.D.7
-
7
-
-
2342601439
-
-
Method of anisotropically etching silicon German Patent DE4241045
-
Laermer F and Schilp A 1994 Method of anisotropically etching silicon German Patent DE4241045
-
(1994)
-
-
Laermer, F.1
Schilp, A.2
-
9
-
-
0032674784
-
Recent advances in silicon etching for MEMS using the ASE™ process
-
Hynes A M, Ashraf H, Bhardwaj J K, Hopkins J, Johnston I and Shepherd J N 1999 Recent advances in silicon etching for MEMS using the ASE™ process Sensors Actuators 74 13-7
-
(1999)
Sensors Actuators
, vol.74
, pp. 13-17
-
-
Hynes, A.M.1
Ashraf, H.2
Bhardwaj, J.K.3
Hopkins, J.4
Johnston, I.5
Shepherd, J.N.6
-
11
-
-
33645340155
-
Pattern shape effects and artifacts in deep silicon etching
-
Kiihamaki J and Franssila S 1999 Pattern shape effects and artifacts in deep silicon etching J. Vac. Sci. Technol. A 17 2280-5
-
(1999)
J. Vac. Sci. Technol. A
, vol.17
, pp. 2280-2285
-
-
Kiihamaki, J.1
Franssila, S.2
-
12
-
-
0031072583
-
RIE lag in high aspect ratio trench etching of silicon
-
Jansen H, de Boer M, Wiegerink R, Tas N, Smulders E, Neagu C and Elwenspoek M 1997 RIE lag in high aspect ratio trench etching of silicon Microelectron. Eng. 35 45-50
-
(1997)
Microelectron. Eng.
, vol.35
, pp. 45-50
-
-
Jansen, H.1
De Boer, M.2
Wiegerink, R.3
Tas, N.4
Smulders, E.5
Neagu, C.6
Elwenspoek, M.7
-
13
-
-
0032753082
-
Characterization of a time multiplexed inductively coupled plasma etcher
-
Ayon A A, Braff R, Lin C C, Sawin H H and Schmidt M A 1999 Characterization of a time multiplexed inductively coupled plasma etcher J. Electrochem. Soc. 146 339-49
-
(1999)
J. Electrochem. Soc.
, vol.146
, pp. 339-349
-
-
Ayon, A.A.1
Braff, R.2
Lin, C.C.3
Sawin, H.H.4
Schmidt, M.A.5
-
14
-
-
0036194607
-
Fabrication of out-of-plane curved surface in Si by utilizing RIE lag
-
Chou T-K A and Najafi K 2002 Fabrication of out-of-plane curved surface in Si by utilizing RIE lag Proc. MEMS 2002 pp 145-8
-
(2002)
Proc. MEMS 2002
, pp. 145-148
-
-
Chou, T.-K.A.1
Najafi, K.2
-
15
-
-
0035519156
-
Balancing the etching and passivation in time-multiplexed deep dry etching of silicon
-
Blauw M A, Zijlstra T and Drifta E van der 2001 Balancing the etching and passivation in time-multiplexed deep dry etching of silicon J. Vac. Sci. Technol. B 19 2930-4
-
(2001)
J. Vac. Sci. Technol. B
, vol.19
, pp. 2930-2934
-
-
Blauw, M.A.1
Zijlstra, T.2
Van der Drifta, E.3
-
16
-
-
0037817771
-
Silicon Sacrificial Layer Dry Etching (SSLDE) for free-standing RF MEMS architectures
-
Frédérico S, Hibert C, R Fritschi R, Flückiger Ph, Renaud Ph and Ionescu A M 2003 Silicon Sacrificial Layer Dry Etching (SSLDE) for free-standing RF MEMS architectures Proc. MEMS 2003 pp 570-3
-
(2003)
Proc. MEMS 2003
, pp. 570-573
-
-
Frédérico, S.1
Hibert, C.2
Fritschi, R.3
Flückiger, Ph.4
Renaud, Ph.5
Ionescu, A.M.6
|