Floating gate comparator with automatic offset manipulation functionality

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2004, Pages

  Wong, Eric Liu ^a   Abshire, Pamela A ^a   Cohen, Marc H ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; AUTOMATION; COMPUTER PROGRAMMING; DELAY CIRCUITS; DESIGN FOR TESTABILITY; DIGITAL ARITHMETIC; ELECTRIC POTENTIAL; FEEDBACK; GATES (TRANSISTOR); SIGNAL PROCESSING;

AUTOMATIC OFFSET MANIPULATION; FLOATING GATE COMPARATORS; GATE CHARGE STORAGE; OFFSET NULLING;

COMPARATOR CIRCUITS;

EID: 4344560543     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. B. Razavi and B.A. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE JSSC, vol. 27, no. 12, pp. 1916-1926, December 1992.
2. M. Cohen and G. Cauwenberghs, "Floating-gate adaptation for focal-plane online nonuniformity correction," IEEE TCASII, vol. 48, no. 1, pp. 83-89, January 2001.
3. S. Shah and S. Collins, "A temperature independent trimmable current source," in IEEE Proc. ISCAS, May 2002, vol. 1, pp. 1713-1716.
4. S.A. Jackson, J.C. Killens, and B.J. Blalock, "A programmable current mirror for analog trimming using single poly floating-gate devices in standard CMOS technology," IEEE TCASII, vol. 48, no. 1, pp. 100-102, January 2001.
5. John Hyde, Todd Humes, Chris Diorio, Mike Thomas, and Miquel Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE JSSC, vol. 38, no. 5, pp. 734-740, May 2003.
6. P. Hasler, B.A. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE TCASII, vol. 48, no. 1, pp. 74-82, January 2001.
7. T.G. Constandinou, J. Georgiou, and C. Toumazou,' "An auto-input-offset removing floating gate pseudo-differential transconductor," in IEEE Proc. ISCAS, May 2003, vol. 1, pp. 169-172.
8. P. Hasler and J. Dugger, "Correlation learning rule in floating-gate pFET synapses," IEEE TCASII, vol. 48, no. 1, pp. 65-73, January 2001.
9. P. Hasler, "Continuous-time feedback in floating-gate MOS circuits," IEEE TCASII, vol. 48, no. 1, pp. 56-64, January 2001.
10. K. Rahimi, C. Diorio, C. Hernandez, and M.D. Brockhausen, "A simulation model for floating-gate MOS synapse transistors," in IEEE Proc. ISCAS, May 2002, vol. 2, pp. 532-535.
11. M. Choi and A.A. Abidi, "A 6-b 1.3-gsample/s a/d converter in 0.35-μm CMOS," IEEE JSSC, vol. 36, no. 12, pp. 1847-1858, December 2001.