Differential hot electron injection in an adaptive floating gate comparator

Analog Integrated Circuits and Signal Processing

Volumn 43, Issue 3, 2005, Pages 281-296

  Wong, Yanyi Liu ^a   Cohen, Marc H ^a   Abshire, Pamela A ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Adaptation; Analog to digital conversion; Calibration; CMOS VLSI; Comparator; Differential; Floating gate; Offset cancellation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALIBRATION; CMOS INTEGRATED CIRCUITS; DIFFERENTIAL EQUATIONS; ELECTRIC POTENTIAL; IRRADIATION; MICROPROCESSOR CHIPS; ULTRAVIOLET RADIATION;

ADAPTATION; FLOATING GATES; OFFSET CANCELLATION; STANDARD DEVIATION;

COMPARATOR CIRCUITS;

EID: 21244506228     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10470-005-1608-z     Document Type: Conference Paper

References (32)

1. T. Constandinou, J. Georgiou, and C. Toumazou, "An auto-input-offset removing floating gate pseudo-differential transconductor," in IEEE Int. Symp. Circuits Systems, May 2003, vol. 1, pp. 169-172.
2. R. Chawla, G. Serrano, D. Allen, A. Pereira, and P. Hasler, "Fully differential floating-gate programmable OTAs with novel common-mode feedback," in IEEE Int. Symp. Circuits Systems, May 2004, vol. 1, pp. I-817-820.
3. P. Hasler, P. Smith, C. Duffy, C. Gordon, J. Dugger, and D. Anderson, "A floating-gate vector-quantizer," in Proc. IEEE Midwest Symp. Circuits and Syst, Aug. 2002, vol. 1, pp. I-196-199.
4. P. Hasler, D. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 74-82, 2001.
5. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, 2003.
6. J. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. 11, no. 3, pp. 374-378, 1976.
7. J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "An ultra-low-power digitally-controlled buck converter 1C for cellular phone applications," in Proc. IEEE Appl. Power Electron. Conf., 2004, vol. 1, pp. 383-391.
8. C. A. Mead, "Adaptive retina," in Analog VLSI Implementations of Neural Systems. Kluwer, Norwell, MA, 1989.
9. Y. Berg, T.S. Lande, and Ø. Næss, "Programming floating-gate circuits with UV-activated conductances," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 12-19, 2001.
10. P. Pouliquen, A. Andreou, K. Strohbehn, and R. Jenkins, "An associative memory integrated system for character recognition," in Proc. IEEE Midwest Symp. Circuits and Syst, Aug. 1993, vol. 1, pp. 762-765.
11. K. Boahen, P. Pouliquen, A. Andreou, and R. Jenkins, "A heteroassociative memory using current-mode MOS analog VLSI circuits," IEEE Trans. Circuits Syst., vol. 36, no. 5, pp. 747-755, 1989.
12. J. Lubkin and G. Cauwenberghs, "VLSI implementation of fuzzy adaptive resonance and learning vector quantizalion,"Int. J. Analog Integrated Circuits and Signal Processing, vol. 30, no. 2, pp. 149-157, 2002.
13. O. Rossetto, C. Jutten, J. Herault, and I. Kreuzer, "Analog VLSI synaptic matrices as building blocks for neural networks," IEEE Micro, vol. 9, no. 6, pp. 56-63, 1989.
14. M. Cohen and A. Andreou, "Current-mode subthreshold MOS implementation of the Herault-Jutten autoadaptive network," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 714-727, 1992.
15. P. Hasler and J. Dugger, "Correlation learning rule in floating-gate pFET synapses," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 65-73, 2001.
16. P. Hasler, "Continuous-time feedback in floating-gate MOS circuits," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 56-64, January 2001.
17. K. Rahimi, C. Diorio, C. Hernandez., and M. Brockhausen, "A simulation model for floating-gate MOS synapse transistors," in IEEE Int. Symp. Circuits Systems, May 2002, vol. 2, pp. 532-535.
18. K. Rosenbaum, R. Rofan, and C. Hu, "Effect of hot-carrier injection on n- and pMOSFET gate oxide integrity," IEEE Electron Device Letters, vol. 12, no. 11, pp. 599-601, 1991.
19. B. Kaczar, R. Degraeve, G. Groeseneken, M. Rasras, S. Kubicek, E. Vandamme, and G. Badenes, "Effect of hot-carrier injection on n- and pMOSFET gate oxide integrity," in IEDM Technical Digest, 2000, pp. 553-556.
20. T. Yamasaki and T. Shibata, "Analog soft-pattern-matching classifier using floating-gate MOS technology," IEEE Trans. Neural Networks, vol. 14, no. 5, pp. 1257-1265, 2003.
21. P. Abshire, E. Wong, Y. Zhai, and M. Cohen, "Adaptive log domain filters using floating gate transistors," in IEEE Int. Symp. Circuits Systems, May 2004, vol. 1, pp. I-29-32.
22. M. Cohen, R. Edwards, G. Cauwenberghs, M. Vorontsov, and G. Carhart, "AdOpt: Analog VLSI stochastic optimization for adaptive optics," in Int. Joint Conf. Neural Networks, July 1999, vol. lxii+4439, pp. 762-765.
23. R. Harrison, J. Bragg, P. Hasler, B. Minch, and S. Deweerth, "A CMOS programmable analog memory-cell array using floating-gate circuits," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 4-11, 2001.
24. M. Hooper, M. Kucic, and P. Hasler, "5 V-only, standard 5 μm CMOS programmable and adaptive floating-gate circuits and arrays using CMOS charge pumps," in IEEE Int. Symp. Circuits Systems, May 2004, vol. 5, pp. 832-835.
25. E. Wong, P. Abshire, and M. Cohen, "A 1.2 GHz adaptive floating gate comparator with 13-bit resolution," to appear in IEEE Int. Symp. Circuits Systems, May 2005.
26. D. Razavi and B. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, 1992.
27. M. Cohen and G. Cauwenberghs, "Hoating-gate adaptation for focal-plane online nonuniformity correction," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 83-89, 2001.
28. S. Shah and S. Collins, "A temperature independent trimmable current source," in IEEE Int. Symp. Circuits Systems, May 2002, vol. 1, pp. 1713-1716.
29. S. Jackson, J. Killens, and B. Blalock, "A programmable current mirror for analog trimming using single poly floating-gate devices in standard CMOS technology," IEEE Trans. Circuits Syst. II, vol. 48, no. 1, pp. 100-102, 2001.
30. R. Jaeger, "Comments on 'An optimized output stage for MOS integrated circuits'," IEEE J. Solid-State Circuits, vol. SC-10, no. 1, pp. 185-186, 1975.
31. M. Choi and A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35 μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, 2001.
32. R.J. Baker, H.W. Li, and D.H. Boyce, CMOS Circuit Design, Layout, and Simulation. Piscataway, NJ, Wiley-IEEE Press, 1997.