Memory-Access-Aware Data Structure Transformations for Embedded Software With Dynamic Data Accesses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 3, 2004, Pages 269-280

  Daylight, Edgar G ^a,b   Atienza, David ^c   Vandecappelle, Arnout ^a   Catthoor, Francky ^a,d   Mendias, Jose M ^c  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^d Katholieke Universiteit Leuven   (Belgium)

Author keywords

Data structure transformations; Dynamic data access; Multimedia; Power consumption

Indexed keywords

ALGORITHMS; DATA STORAGE EQUIPMENT; DATA STRUCTURES; DATA TRANSFER; ENERGY UTILIZATION; MULTIMEDIA SYSTEMS; OPTIMIZATION; PROGRAM PROCESSORS;

DATA STRUCTURE TRANSFORMATIONS; DATA TRANSFER AND STORAGE EXPLORATION (DTSE); DYNAMIC DATA ACCESS; POWER CONSUMPTION;

EMBEDDED SYSTEMS;

EID: 2142702913     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.824303     Document Type: Conference Paper

References (45)

1. B. S. Amrutur and M. A. Horowitz, "Speed and power scaling of SRAM's," IEEE Trans. Solid-State Circuits., vol. 35, Feb. 2000.
2. E. Astesiano and M. Bidoit et al., "CASL: the common algebraic specification language," Theoretical Comput. Sci., vol. 2001.
3. L. Benini and G. DeMicheli, Dynamic Power Management Design Techniques and CAD Tools. Norwell, MA: Kluwer, 1998.
4. E. D. Berger and B. G. Zorn et al., "Composing high-performance memory allocators," in Proc. ACM SIGPLAN Conf. Programming Language Design Implementation (PLDI), Utah, 2001, pp. 114-124.
5. F. Catthoor and S. Wuytack et al., Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. Norwell, MA: Kluwer, 1998.
6. J. M. Chang and C. D. Lo, "OMX: Object management extension," in Proc. 2nd Int. Workshop on Compiler Architiecture Support for Embedded Systems (CASES), Washington, DC, Oct. 1-3, 1999.
7. T. M. Chilimbi, M. D. Hill, and J. R. Larus, "Making pointer-based data structures cache conscious," IEEE Computer, vol. 33, pp. 67-74, Dec. 2000.
8. T. H. Cormen and C. E. Leiserson et al., Algorithms. Englewood Cliffs, NJ: Prentice-Hall, 1998.
9. G. Coulouris, J. Dollimore, and T. Kindberg, Distributed Systems Concepts and Design, 2nd ed. Reading, MA: Addison-Wesley, 1999.
10. J. L. da Silva Jr et al., "Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer," in Proc.- 35th ACM/IEEE Design Automation Conf., San Fransisco, CA, June 1998, pp. 76-81.
11. E. G. Daylight and T. Fermentel et al., "Incorporating energy efficient data structures into modular software implementations for Internet-based embedded systems," in Proc. Workshop on Software Performance (WOSP), Rome, Italy, July 23-26, 2002.
12. E. G. Daylight and S. Wuytack et al., "Analyzing energy friendly steady state phases of dynamic application execution in terms of sparse data structures," in Proc. ISLPED, Monterey, CA, Aug. 12-14, 2002, pp. 76-79.
13. W. Dosch and S. Magnussen, "The Lbeck transformation system: a transformation system for equational higher order algebraic specifications, " in Proc. Workshop on Algebraic Development Techniques (WADT), 2001, pp. 85-108.
14. B. P. Douglass, Real-Time UML, Developing Efficient Objects for Embedded Systems. Reading, MA: Addison-Wesley, 1998.
15. K. Frenkel, "An interview with the 1986 A. M. Turing award recipients - John E. Hopcroft and Robert E. Tarjan," CACM, vol. 30, no. 3, pp. 214-223, Mar. 1987.
16. E. Gamma and R. Helm et al., Design Patterns, Elements of Reusable Object-Oriented Software. Reading, MA: Addison-Wesley, 1995.
17. Y. J. Garcia and M. A. Lopez et al., "Post-optimization and incremental refinement of R-trees," in Proc. 7th ACM Symp. Advances Geographic Information Systems (ACM GIS'99), pp. 91-96.
18. G. Graefe and P. Larson, B-Tree Indexes and CPU Caches: Microsoft.
19. A. Guttman, "R-trees: a dynamic index structure for spatial searching," in Proc. ACM SIGMOD Conf., 1984, pp. 47-57.
20. D. Haggander and P. Liden et al., "A method for automatic optimization of dynamic memory management in C++," in Proc. 30th Int. Conf. Parallel Processing (ICPP), Valencia, Spain, Sept. 2001, pp. 489-498.
21. C. A. R. Hoare, "Proof of correctness of data representations," in Acta Informatica 1. New York: Springer-Verlag, 1972, pp. 271-281.
22. [Online] www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp
23. N. K. Jha, "Low power system scheduling and synthesis," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 2001, pp. 259-263.
24. J. Kin and M. Gupta et al., "Filtering memory references to increase energy efficiency," IEEE Trans. Comput., vol. 49, Jan. 2000.
25. T. Kistler and M. Franz, "Automated data-member layout of heap objects to improve memory-hierarchy performance," ACM Trans. Programming Languages Syst., vol. 22, no. 3, pp. 490-505, May 2000.
26. D. E. Knuth, The Art of Computer Programming. Reading, MA: Addison-Wesley, 1973, vol. 3.
27. P. Kuismanen. View-Dependent Polygonal Simplification. [Online] www.tml.hut.fi/Opinnot/Tik-111.500/2000/kuismanen_final.pdf
28. M. Leeman and D. Atienza et al., "Methodology for refinement and optimization of dynamic memory management for embedded systems in multimedia applications," in Proc. Signal Processing Symp., Seoul, Korea, Aug. 2003, pp. 369-374.
29. S. A. McKee and W. A. Wulf et al., "Dynamic access ordering for streamed computations," IEEE Trans. Comput., vol.49, pp. 1255-1270, Nov. 2000.
30. T. Moller and E. Haines, Real-Time Rendering. Natick, MA: A K Peters, Ltd., 1999.
31. N. Murphy, "Safe memory usage with dynamic memory allocation," Embedded Systems, pp. 49-57, May 2000.
32. K. Palem et al., "Design space optimization of embedded memory systems via data remapping," in Proc. Languages, Compilers, and Tools for Embedded Systems Software and Compilers for Embedded Systems (LCTES-SCOPES), June 2002, pp. 28-37.
33. P. R. Panda and L. Semeria et al., "Cache-efficient memory layout of aggregate data structures," in ISSS'01, Montreal, QB, Canada, Oct. 2001.
34. B. Prince, High Performance Memories: New Architecture DRAMS's and SRAM's Evolution and Function. New York: Wiley., 1999.
35. P. Seshadri and M. Livny et al., "E-ADTs: turbo-charging complex data," Data Engineering Bulletin, vol. 19, no. 4, pp. 11-18, 1996.
36. C. U. Smith and L. G. Williams, "Software performance antipatterns," in Proc. 2nd Int. Workshop Software Performance, Ottawa, ON, Canada, Sept. 2000.
37. TriMedia TM1000 Preliminary Data Book, Philips Electronics North America Corporation, Sunnyvale, CA, 1997.
38. D. Verkest and J. da Silva Jr. et al., "Matisse: a system-on-chip design methodology emphasizing dynamic memory management," J. VLSI Signal Processing, vol. 21, pp. 277-291, July 1999.
39. D. Walker and G. Morrisett, "Alias types for recursive data structures," in Proc. Workshop on Types in Compilation, Montreal, Canada, Sept. 2000.
40. P. R. Wilson and M. S. Johnstone et al., "Dynamic storage allocation: a survey and critical review," in Proc. 1995 Int. Workshop Memory Management, Kinross, Scotland, UK, Sept. 27-29, 1995.
41. M. Woo and J. Neider et al., OpenGL Programming Guide, 2nd ed: Silicon Graphics, Inc., 1997.
42. S. Wuytack and F. Catthoor et al., "Transforming set data types to power optimal data structures," in Proc. IEEE Int. Workshop Low-Power Design, Laguna Beach, CA, Apr. 1995, pp. 51-56.
43. S. Wuytack and J. L. da Silva Jr et al., "Memory management for embedded network applications," IEEE Trans. on Computer-Aided Design, vol. 18, no. 5, May 1999.
44. C. Ykman-Couvreur and J. Lambrecht et al., "Exploration and synthesis of dynamic data sets in telecom network applications," in Proc. 12th ACM/IEEE Int. Symp. System-Level Synthesis (ISSS), San Jose, CA, Dec. 1999, pp. 125-130.
45. Y. Zhang and R. Gupta, "Data compression transformations for dynamically allocated data structures," in Proc. Int. Conf. Compiler Construction, Grenoble, France, Apr. 2002, pp. 14-28.