Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications

Proceedings of the International Symposium on System Synthesis

Volumn Part F129194, Issue , 1999, Pages

  Ykman Couvreur, Ch ^a   Lambrecht, J ^a   Verkest, D ^a   Catthoor, F ^a,b   De Man, H ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COST FUNCTIONS;

ABSTRACTION LEVEL; DYNAMIC DATA SETS; HARDWARE AND SOFTWARE IMPLEMENTATIONS; MULTIMEDIA APPLICATIONS; OPTIMIZATION METHOD; TELECOM NETWORKS;

ELECTRIC POWER UTILIZATION;

EID: 1442313388     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isss.1999.814265     Document Type: Conference Paper

References (25)

1. A.V. Aho et al. Data Structures and Algorithms. Addison-Wesley, 1983.
2. J.-Y. Le Boudec. The asynchronous transfer mode: a tutorial. Computer Networks and ISDN Systems, 24, 1992.
3. F. Catthoor et al. Global communication and memory optimizing transformations for low power signal processing systems. In VLSI Signal Processing VII, IEEE Press, New York, 1994.
4. D. Clark et al. An analysis of TCP processing overhead. IEEE Communications Magazine, June 1989.
5. J.L. da Silva et al. Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer. DAC'98.
6. P. Ellervee et al. Exploiting data transfer locality in memory mapping. Submitted to EUROMICRO'99.
7. A. Jantsch et al. Hardware/software partitioning and minimizing memory interface traffic. EDAC'94.
8. M. Heddes. A Hardware/Software Codesign Strategy for the Implementation of High-Speed Protocols. PhD thesis, Technische Universiteit Eindhoven, 1995.
9. A. Hemani et al. Design of operation and maintenance part of the atm protocol. Journal on Communications, Hung. Sc. Society for Telecommunications, special issue on ATM networks, 1995.
10. K. Higuchi et al. Innovative system-level design environment based on FORM for transport processing system. EDTC'98.
11. W. Horn. Modelling of an ATM Multiplexer in a Net work Terminal for a Mixed Hardware/Firmware Imple mentation. PhD thesis, ESDLab/KTH, Stockholm, May 1998.
12. P. Landman et al. Black-box capacitance models for architectural power analysis. Int. workshop on Low Power Design, 1994.
13. MATLAB. http://www.mathworks.com/.
14. T.H. Meng et al., Portable video-on-demand in wireless communication. IEEE Proceedings, special issue on low power electronics, April 1995.
15. D.A. Patterson et al. Intelligent RAM(IRAM): chips that remember and compute. IEEE Int. Conf. on Solid-State Circuits, 1997.
16. A. Seawright et al. A system for compiling and debugging structured data processing controllers. ED AC with EURO-VHDL, 1996.
17. B. Svantesson et al. An efficient scheme for hardware implementation of processes with multiple active instances. NORCHIP'97.
18. B. Svantesson et al. A methodology and algorithms for efficient interprocess communication synthesis from system descriptions in SDL. Int. Conf. on VLSI Design, 1998.
19. Y. Therasse et al. VLSI architecture of a SDMS/ATM router. Annales des Telecommunications, 48(3-4), 1993.
20. V. Tiwari et al. Instruction-level power analysis and optimization of software. Journal of VLSI Signal Pro-cessing, 13, 1996.
21. P.H.A. van der Putten et al. Object-oriented co-design for hardware/software systems. EUROMICRO'95.
22. R. Watson et al. Gaining efficiency in transport services by appropriate design and implementation choices. ACM Trans. on Comp. Syst., May 1987.
23. S. Wuytack et al. Global communication and memory optimizing transformations for low power systems. Int. workshop on Low Power Design, 1994.
24. S. Wuytack et al. Transforming set data types to power optimal data structures. IEEE Trans. on CAD, June 1996.
25. S. Wuytack et al. Memory management for embedded network applications. IEEE Trans. on CAD, May 1999.