Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 76-81

  Da Silva, Julio Leao ^a   Ykman Couvreur, Chantal ^a   Miranda, Miguel ^a   Croes, Kris ^a   Wuytack, Sven ^a   De Jong, Gjalt ^b   Catthoor, Francky ^a   Verkest, Diederik ^a   Six, Paul ^a   De Man, Hugo ^a  

^a IMEC   (Belgium)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRANSFER; DIGITAL STORAGE; EMBEDDED SYSTEMS; MEMORY ARCHITECTURE; REAL TIME SYSTEMS; SPECIFICATIONS; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; CONSTRAINT THEORY; DATA STORAGE EQUIPMENT; NETWORK PROTOCOLS; OBJECT ORIENTED PROGRAMMING;

ARCHITECTURE EXPLORATION; CONCURRENT OBJECTS; INTER PROCESSOR COMMUNICATION; PROTOCOL PROCESSING; REAL TIME REQUIREMENT; SYSTEM SPECIFICATION; SYSTEM-LEVEL EXPLORATION; TIMING CONSTRAINTS;

DATA COMMUNICATION SYSTEMS; EMBEDDED SYSTEMS;

INTERPROCESSOR COMMUNICATION SYNTHESIS; MATISSE METHOD;

EID: 0031630290     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. K. M. Chandy and C. Kesselman. CC+ + : A declarative concurrent object-oriented programming notation. MIT Press, 1993.
2. J. Leao da Silva Jr., C h.Y kman-Couvreur, and G. de Jong. Matisse: A concurrent and object-oriented system specification language. In Int. Oonj. on VLSI, 1997.
3. J. Leao da Silva Jr., CH. Ykman-Couvreur, G. de Jong, B. Lin, and H. De Man. A system design methodology for telecommunication network applications. In Seventh Great Lakes Symposium on VLSI, 1997.
4. G. de Jong, B. Lin, C. Verdonck, S. Wuytack, and F. Catthoor. Background memory management for dynamic data structure intensive processing systems. In Proc. of the Intnl. Conf. on Computer-Aided Design, pages 515-520, November 1995.
5. D. Knapp, T. Ly, D. MacMillen, and R. Miller. Behavioral synthesis methodology for hdl-based specification and validation. In Proc. of the Design Automation Conference, June 1995.
6. I. Bolsens et al. Hardware-software codesign of digital telecommunication systems. IEEE Proceedings, April 1997.
7. Co Ware Inc. http://www.coware.com/.
8. A. Jantsch et al. Hardware/software partitioning and minimizing memory interface traffic. In Proc. of the EuroDAC, 1994.
9. Kuchcinski et al. Embedded system synthesis by timing constraint solving. In Proc. of the Intnl. Symposium on System Synthesis. Antwerp, Belgium, 1997.
10. B. Meyer. Systematic concurrent object-oriented programming. Communications of the ACM, September 1993.
11. M. Miranda, F. Catthoor, M. Janssen, and H. De Man. Adopt: Efficient hardware address generation in distributed memory architectures. In IEEE/ACM Proc. of the Intnl. Symposium on System Level Synthesis, 1996.
12. M. Miranda, F. Catthoor, M. Janssen, and H. De Man. High-level address optimisation and synthesis techniques for data-transfer intensive applications. IBEE Transactions on VLSI Systems, submitted 1997.
13. P Slock, et al. Fast and extensive system-level memory exploration for atm applications. In Proc. of the Intnl. Sympopsium on System Synthesis, September 1997.
14. B. Selic, G. Gullekson, and P. T. Ward. Real-Time Object- Oriented Modeling. Wiley, 1994.
15. S.Wuytack, F.Catthoor, G. De Jong, and H. De Man. Minimizing the required memory bandwidth in vlsi system realizations. IEEE Transactions on VLSI Systems, submitted 1997.
16. Y. Therasse, et al. VLSI architecture of a SDMS/ATM router. Annales des Telecommunications, 48(3-4), 1993.
17. S. Wuytack, F. Catthoor, G. de Jong, B. Lin, and H. De Man. Flow graph balancing for minimizing the required memory bandwidth. In Proc. of the Intnl. Sympopsium on System Synthesis, pages 127-132, November 1996.
18. S. Wuytack, F. Catthoor, and H. De Man. Transforming set data types to power optimal data structures. IEEE Transactions on Computer-Aided Design, 15(6):619-628, June 1996.