Comparison of hardware IP components for system-on-chip

2004 International Symposium on System-on-Chip Proceedings

Volumn , Issue , 2004, Pages 69-73

  Salminen, Erno ^a   Kuusilinna, Kimmo ^a   Hämäläinen, Timo D ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA PROCESSING; DATA STORAGE EQUIPMENT; INTERFACES (COMPUTER); PARAMETER ESTIMATION; PROGRAM PROCESSORS; RANDOM ACCESS STORAGE; ROUTERS;

SUBMICRON TECHNOLOGIES; SYSTEM-LEVEL DESIGN; SYSTEM-ON-CHIP (SOC) DEVICES; TRANSPORT TRIGGERED ARCHITECTURE (TTA);

INTELLECTUAL PROPERTY;

EID: 21244496027     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (47)

1. H. Chang et al., Surviving SoC Revolution, Kluwer Academic Publishers, Norwell, MA, 1999.
2. D. Sylvester, K. Keutzer, "Impact of Small Process Geometries on Microarchitectures in Systems on a Chip", Proceedings of the IEEE, Vol. 89, Iss. 4, Apr. 2001, pp. 467 -489.
3. M. Keating, P. Bricaud, Reuse Methodology Manual, 2nd ed., Kluwer Academic Publishers, Norwell, MA, 1999.
4. Sematech, International Technlogy Roadmap for Semiconductors 2003 Edition System Drivers, Report, 2003.
5. OCP-IP Alliance, "Open Core Protocol Specification," Release 1.0, Portland, OR, 2001.
6. K. Osada et al., "Universal-Vdd 0.65-2.0-V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically symmetrical cell", JSSC, Vol. 36, Iss. 11, Nov. 2001, pp. 1738-1744.
7. K. Hardee et al., A 1.43 GHz per data I/O 16 Mb DDR low-power embedded DRAM macro for a 3D graphics engine, ISSCC, 2001, pp. 386-387, 469
8. Arc International, "The ARC600 Processor", Product brief, F1231.1, 2003.
9. Arc International, "16-Bit and 8-Bit Microprocessor Cores", Product brief, 2002.
10. ARM Limited, "ARM/ Thumb Family Flyer", DOI 0035-3/02.02, 2002.
11. ARM Limited, "ARM9 Family/ARM966E-S", [online] http://www.arm.com/products/CPUs/ARM966ES.html, visited May 9th, 2004.
12. J. Kylliäinen, "Design and Implementation of Synthesizable RISC Processor Core", MSc Thesis, Tampere University of Technology, Mar. 2004.
13. Gaisler Research AB, "Leon2 - Spare v8 compliant processor", [online] http://www.gaisler.com/leonmain.html, visited May 21st 2004.
14. Global UniChip Corp., "UMCU-0051A-T 8-bit Microcontoller Turbo", Product brief, 2001.
15. MIPS Technologies, "MIPS32 4K Family of High-Performance Synthesizable Processor Cores", Product brief, 2003.
16. MIPS Technologies Inc., "64-Bit Cores", [online] http://www.mips.com/content/Products/Cores/64-BitCores/content_html/, visited May 15th, 2004.
17. Open Cores, "OpenRISC 1000: OpenRISC1200 Introduction", [online] http://www.opencores.org/projects.cgi/web/orlk/openrisc_1200, visited May 30th, 2004.
18. IBM, "PowerPC 405 Embedded Cores", GK21-0269-01, 2000.
19. Adelante Technologies, "Saturn DSP Core family", Data sheet, 2002.
20. J. Sertamo, "Processor generator for Transport Triggered Architectures", MSc Thesis, Tampere University of Technology, March 2003.
21. T. Ahonen et al., "Block-wise Extraction of Rent's Exponents for an Extensible Processor", In Proc. ISVLSI'03, 20-21 Feb. 2003, pp. 193 - 199.
22. Tensilica, Inc. "Xtensa ™ Application Specific Microprocessor Solutions Overview Handbook", Data Sheet, 2000.
23. Mentor Graphics, "G726/LPxN Multichannel G726 ADPCM Low Power core", Product brief, 1998.
24. Frontier Design, "6,250 channel ADPCM IP core for ASICs and 512 channel core for Virtex FPGAs", Press release, IP2000, Edinburgh, Scotland, Oct. 23, 2000, [online] http://www.us.design-reuse.com/news/news1135.html, visited May 9th, 2004.
25. I. Verbauwhede et al., "Design and performance testing of a 2.29-GB/s Rijndael processor", JSSC, Vol. 38, Iss. 3, Mar. 2003, pp. 569 - 572.
26. Asics World Services, "Enhanced AES (Rijndael) IP core", Product Overview, Revision 1.0, May 4, 2003.
27. Minyi Fu et al., "The application of 2D algebraic integer encoding to a DCT IP core", In. Proc. IWSOC'03, 30 June-2 July 2003, pp. 66 - 69.
28. C.-Y. Pai et al., "Low-power data-dependent 8×8 DCT/IDCT for video compression", IEE Proc.-Vis. Image Signal Process., Vol. 150, Iss. 4, 22 Aug. 2003, pp. 245 - 255.
29. E. Salminen et al., "Interfacing Multiple Processors in a System-on-Chip Video Encoder", In. Proc. ISCAS 2001, Sydney, Australia, May 6-9, 2001, Vol. 4, pp. 478-481.
30. Faraday technology corporation, "Structured ASIC Benchmark - Direct Memory Access (DMA) Controller", Report, 2004.
31. K. Andra et al., "A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform", IEEE Transactions on Signal Processing, Vol. 50, Iss. 4, April 2002, pp. 966 - 977.
32. Amphion Semiconductor Ltd., "Forward Discrete Wavelet Transform JPEG2000 compliant CS6210", [online] http://www.amphion.com/cs6210.html, visited May 17th, 2004
33. S. Saponara et al., "Low-Power FFT/IFFT VLSI Macro Cell for Scalable Broadband VDSL Modem", In Proc. IWSOC'03, 30 June-2 July 2003, pp. 161 - 166.
34. K. Pagiamtzis, P.G Gulak, "Empirical performance prediction for IFFT/FFT cores for OFDM systems-on-a-chip", In Proc. MWSCAS-2002, Vol. 1, 4-7 Aug. 2002, pp. I - 583-586.
35. Amphion Semiconductor Ltd., "CS6650 MPEG-2 Video Decoder Databook Contents", v1.0 0901, 2001.
36. Sci-worx Gmbh, "M2VD_HL High Level Video Decoder with Multistream Feature", Product brief, Doc.No. VC01V1.001HO, Rev. 01.00.08, 2002.
37. T.S. Fill, P.G. Gulak, "An assessment of VLSI and embedded software implementations for Reed-Solomon decoders", In Proc. SIPS '02, 16-18 Oct. 2002, pp. 99 - 102.
38. Hsie-Chia Chang et al., "A low-power Reed-Solomon decoder for STM-16 optical communications", In Proc. AP-ASIC 2002, 6-8 Aug. 2002, pp. 351 - 354.
39. D. Zhang et al., "An implementation method of a RSA crypto processor based on modified Montgomery algorithm", In Proc. ASICON 2003, Vol. 2, 21-24 Oct. 2003, pp. 1332 - 1336.
40. Sci-worx Gmbh, "RSA Co-Processor", Product brief, Doc.No. VC01C2.002HO, Rev. 01.01.00, 2003.
41. Amphion Semiconductor Ltd., "MD5 + SHA-1 Hashing Algorithms CS5316", [online] http://www.amphion.com/cs5316.html, visited May 18th, 2004.
42. Sci-worx Gmbh, "High Speed SHA-1 HASH Engine", Product brief, Doc.No. VC01C2.003HO, Rev. 01.00.06, 2003.
43. A. Giulietti et al., "A 80 Mb/s low-power scalable turbo codec core", In Proc. IEEE 2002 CICC, 12-15 May 2002, pp. 389 - 392.
44. Amphion Semiconductor Ltd., "Turbo Code Encoder CS3530", [online] http://www.amphion.com/cs3530.html, visited May 18th, 2004.
45. Amphion Semiconductor Ltd., "Turbo Code Decoder CS3630", [online] http://www.amphion.com/cs3630.html, visited May 18th, 2004.
46. Sci-worx Gmbh, "UMTS_VIT Viterbi Decoder for UMTS", Product brief, Doc.No. VC01B1.011HO, Rev. 01.00.01, 2002.
47. E. Yeo et al., "A 500-Mb/s soft-output Viterbi decoder", JSSC, Vol. 38, Iss. 7, July 2003, pp. 1234 - 1241.