Low-power data-dependent 8 × 8 DCT/IDCT for video compression

IEE Proceedings: Vision, Image and Signal Processing

Volumn 150, Issue 4, 2003, Pages 245-255

  Pai, C Y ^a   Lynch, W E ^a   Al Khalili, A J ^a  

^a Gina Cody School of Engineering and Computer Science   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COSINE TRANSFORMS; DATA PROCESSING; ELECTRIC POWER UTILIZATION; SIGNAL PROCESSING;

DATA SEGMENTATION;

IMAGE COMPRESSION;

EID: 0141885041     PISSN: 1350245X     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-vis:20030564     Document Type: Conference Paper

References (39)

1. Chen, T.H.: 'A cost-effective 8 × 8 2-D IDCT core processor with folded architecture', IEEE Trans. Consum. Electron., 1999, 45, (2), pp. 333-339
2. Siawecki, D., and Lee, W.: 'DCT/IDCT Processor design for high data rate image coding', IEEE Trans Circuits Syst, Video Technol., 1992, 2, (2), pp. 135-146
3. Xanthopoulos, T., and Chandrakasan, A.: 'A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantisation'. Digest of Technical Papers of 1999 Symp. on VLSI circuits, Kyoto, Japan, June 1999, pp. 11-12
4. Xanthopoulos, T., and Chandrakasan, A.: 'A low-power IDCT macrocell for MPEG2 MP@ML exploiting data distribution properties for minimal activity'. Digest of Technical Papers of 1998 Symp. on VLSI circuits, Honolulu, HI, USA, pp. 38-39
5. Xanthopoulos, T., and Chandrakasan, A.: 'A low-power IDCT macrocell for MPEG2 MP@ML exploiting data distribution properties for minimal activity', IEEE J. Solid-State Circuits, 1999, 34, (5), pp. 693-703
6. Xanthopoulos, T.: 'Low power data-dependent transform video and still image coding', PhD thesis, MIT, February 1999
7. Loeffler, C., Lightenberg, A., and Moschytz, G.S.: 'Practical fast 1-D DCT algorithms with 11-multiplications'. Proc. ICASSP-89, Glasgow, UK, May 1989, vol. 2, pp. 988-991
8. Rao, K.R., and Yip, P.: 'Discrete cosine transform-algorithms, advantages, applications' (Academic Press, 1990)
9. Chen, W.A., Harrison, C., and Fralick, S.C.: 'A fast computational algorithm for the discrete cosine transform', IEEE Trans. Commun., 1977, COM-25, (9), pp. 1004-1011
10. Lee, B.: 'A new algorithm to compute the discrete cosine transform', IEEE Trans. Acoust. Speech Signal Process., 1984, ASSP-32, (6), pp. 1243-1245
11. Hou, H.: 'A fast recursive algorithm for computing the discrete cosine transform', IEEE Trans. Acoust. Speech Signal Process., 1987, ASSP-35, (10), pp. 1455-1461
12. Jeong, Y., Lee, L, Kim, H.S., and Park, K.T.: 'Fast DCT algorithm with fewer multiplication stages', Electron. Lett., 1998, 34, (8), pp. 723-724
13. Uramoto, S., Inoue, Y., Takabatake, A., Takeda, J., Yamashita, H., Terane, H., and Yoshimoto, M.: 'A 100-MHz 2-D discrete cosine transform core processor', IEEE J. Solid-State Circuits, 1992, 27, (4), pp. 492-499
14. Jang, Y.F., Kao, J.N., Yang, J.S., and Huang, P.C.: 'A 8.0μ 100-MHz 2-D DCT core processor', IEEE Trans. Consum. Electron., 1994, 40, (3), pp. 703-709
15. Madisetti, A., and Willson, A.N.: 'A 100 MHz 2-D 8 × 8 DCT/IDCT processor for HDTV applications', IEEE. Trans. Circuits Syst. Video Technol., 1995, 5, (2), pp. 158-164
16. Masaki, T., Morimoto, Y., Onoye, T., and Shirakawa, I.: 'VLSI implementation of inverse discrete cosine transform and motion compensator for MPEG2 HDTV video decoding', IEEE Trans. Circuits Syst. Video Technol., 1995, 5, (5), pp. 387-395
17. Sarmiento, R., Pulido, C., Tobajas, F., Armas, V., Esper-Chain, R., Lopez, J., Montiel-Nelson, J., and Nunez, A.: 'A 600MHz 2-D DCT processor for MPEG application', Conf. Record pf 31st Asilomar Conf. on Signals, systems and computers 1997, Pacific Grove, CA, USA, Nov 1997, vol. 2, pp. 1527-1531
18. Sun, M.T., Chen, T.C., and Gottlieb, A.M.: 'VLSI implementation of a 16 × 16 discrete cosine transform', IEEE Trans. Circuits Syst., 1989, 36, (4), pp. 610-617
19. Farag, E., and Elmasry, M.: 'Low-power implementation of discrete cosine transform', Proc. 6th Great Lakes Symp. on VLSI, Ames, IA, USA, Marl 996, pp. 174-177
20. Kuhlmann, M., and Parhi, K.: 'Power comparison of flow-graph and distributed arithmetic based DCT architectures', Conf. Record of the 32nd Asilomar Conf. on Signals, systems and computers, Pacific Grove, CA, USA, Nov 1998, vol. 2, pp. 1214-1219
21. Schimpfle, C., Rieder, P., and Nossek, J.A.: 'A power efficient implementation of the discrete cosine transform', Conf. Record of the 31st Asilomar Conf. Signals, systems and computers, Pacific Grove, CA, USA, Nov 1997, vol. 1, pp. 729-733
22. n DCT algorithms suitable for VLSI implementation', Proc. IEEE Int. Conf. on Acoustics, speech and signal processing, Proc. ICASSP-87, Dallas, TX, USA, 1987, pp. 1805-1808
23. Wang, Z.: 'Fast algorithms for discrete W-transform and for the discrete Fourier transform', IEEE Trans. Acoust. Speech Signal Process., 1984, ASSP-32, (4), pp. 803-816
24. Vetterli, M., and Nussbaumer. H.: 'Simple FFT and DCT algorithms with reduced number of operations', Signal Process., 1984, 6, (4), pp. 264-278
25. Suehiro, N., and Hatori, M.: 'Fast algorithms for the DPT and other sinusoidal transforms', IEEE Trans. Acoust. Speech Signal Process., 1986, ASSP-34, (3), pp. 642-664
26. Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., and Papaefthymiou, M.: 'Precomputation-based sequential logic optimisation for low power', IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 1994, 2, (4), pp. 426-436
27. IEEE Standard 1180-1990: 'IEEE standard specifications for the implementation of 8 × 8 inverse discrete cosine transform', IEEE, 1991
28. MPEG-2 Video Codec: http://www.mpeg.org/MPEG/MSSG
29. ISO/IEC-JTC1/SC29/WG11. MPEG 93/457, 'Test Model 5', April 1993
30. Jayant, N.S., and Noll, P.: 'Digital coding of waveforms - principles and applications to speech and video' (Prentice-Hall, 1984)
31. Hwang, K.: 'Computer arithmetic-principles, architecture and design' (John Wiley & Sons, 1979)
32. Pai, C.Y., Al-Khalili, A.J., and Lynch, W.E.: 'Low-power constant-coefficient multiplier generator', Proc. 14th Annual IEEE Int. ASIC/ SOC Conf., Arlington, VA, USA, 2001, pp. 185-189
33. Shah, S., Al-Khalili, A.J., and Al-Khalili, D.: 'Comparison of 32-bit multipliers of various performance measures', Proc. 12th Int. Conf. on Micro-electronics, ICM'2000, Tehran, Iran, 2000, pp. 75-80
34. Zarman, N.U., and Al-Khalili, A.J.: '32-bit constant-coefficient multiplier', Proc. TENCON 2001, Singapore, August 2001, pp. 306-308
35. 2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme', IEEE J. of Solid-State Circ., 1994, 29, (12), pp. 1482-1490
36. San Francisco, CA, USA
37. 2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme', IEEE J. Solid-State Circuits, 1996, 31, (11), pp. 1770-1779
38. Bhattacharya, A., and Haider, S.: 'A VLSI implementation of the inverse cosine transform', Int. J. Pattern Recognit. Artif. Intell., 1995, 9, (2), pp. 303-314
39. Weste, N.H.E., and Eshraghian, K.: 'Principles of CMOS VLSI design-a system perspective' (Addison-Wesley, 1994, 2nd edn.)