An assessment of VLSI and embedded software implementations for Reed-Solomon decoders

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2002-January, Issue , 2002, Pages 99-102

  Fill, T S ^a   Gulak, P G ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Decoding; Digital video broadcasting; DSL; Embedded software; Error correction; Error correction codes; Hardware; Reed Solomon codes; Time domain analysis; Very large scale integration

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER GRAPHICS; COMPUTER HARDWARE; DECODING; DIGITAL VIDEO BROADCASTING (DVB); DSL; EMBEDDED SOFTWARE; ERROR CORRECTION; FREQUENCY DOMAIN ANALYSIS; HARDWARE; MODEMS; MULTIMEDIA SYSTEMS; SIGNAL PROCESSING; TIME DOMAIN ANALYSIS; VLSI CIRCUITS;

AREA-EFFICIENT; DATA RATE APPLICATIONS; DECODER IMPLEMENTATION; ERROR CORRECTION CODES; FREQUENCY DOMAINS; REED SOLOMON DECODER; SOFTWARE AND HARDWARES; SOFTWARE IMPLEMENTATION;

REED-SOLOMON CODES;

EID: 21244468054     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2002.1049692     Document Type: Conference Paper

References (8)

1. T. S. Fill, "An assessment of VLSI and embedded software implementations for Reed-Solomon decoders," M.A.Sc. Thesis, University of Toronto, 2001.
2. H. M. Shao, T. Troung, L. Deutsch, J. Yuen and I. S. Reed, "A VLSI design of a pipeline Reed-Solomon decoder," IEEE Trans. on Computers, vol. 34, no. 5, pp. 393-403, May 1985.
3. H.-C. Chang, C. B. Shung, and C.-Y. Lee, "A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications," IEEE Journal of Solid-State Circuits, vol. 36, issue 2, pp. 229-238, Feb. 2001.
4. I. S. Hsu, T. K. Truong, L. J. Deutsch, E. H. Satorious, and I. S. Reed, "A comparison of VLSI architectures for time and transform domain decoding of Reed-Solomon codes," Jet Propulsion Laboratory, Pasadena, CA, TDA Progress Rep. 42-92, Oct-Dec. 1989, pp. 63-81.
5. 8)," Bell-Labs Technical Memo, BL011217-960308-08TM, 1996.
6. K. Oh, and W. Sung, "An efficient Reed-Solomon decoder VLSI with erasure correction," 1997 IEEE Workshop On, Signal Processing Systems, 1997.SIPS 97, pp. 193-201, Nov. 1997.
7. S. Kwon, and H. Shin, "An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs, " IEEE Trans. on Consumer Electronics, vol 434, pp. 1019-1027, Nov. 1997.
8. W. Wilhelm, "A new scalable VLSI architecture for Reed-Solomon decoders," IEEE JSSC, vol. 34, no. 3, pp. 388-396, March 1999.