Architectures and algorithms for synthesizable embedded programmable logic cores

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2003, Pages 3-11

  Kafafi, Noha ^a   Bozman, Kimberly ^a   Wilton, Steven J E ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

FPGA; Programmable logic cores; Standard cells; System on chip design

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT;

PROGRAMMABLE LOGIC CORES; STANDARD CELLS; SYSTEM ON CHIP DESIGN;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0038349193     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/611817.611820     Document Type: Conference Paper

References (10)

1. Actel Corp, "VariCore Embedded Programmable Gate Array Core (EPGA) 0.18μm Family", Datasheet, December 2001.
2. Leopard Logic Inc, "HyperBlox FP Embedded FPGA Cores", Product Brief, 2002.
3. M2000, Inc, "M2000 FLEXEOStm Configurable IP Core", http://www.m2000.fr.
4. eASIC, "eASIC 0.13μm Core", http://www.easic.com/products/easicore013.html.
5. S. Phillips, S. Hauck, "Automatic Layout of Domain-Specific Reconfigurable Subsystems for Systems-on-a-Chip", ACM International Symposium on Field-Programmable Gate Arrays, Feb. 2002, pp. 165-176.
6. R. Osann, S. Eltoukhy, S. Mukund, L. Smith, "Programmable Logic Array Embedded in Mask-Programmed ASIC", World Intellectual Property Org. Patent #WO 01/63766 A2, Feb. 2001.
7. V. Betz and J. Rose. VPR: A New Packing, Placement, and Routing Tool for FPGA Research. In Proceedings, International Workshop on Field Programmable Logic and Applications, Sept. 1997.
8. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.
9. A. Yan, R. Cheng, S.J.E. Wilton, "On the Sensitivity of FPGA Architectural Conclusions to the Experimental Assumptions, Tools, and Techniques", in the ACM International Symposium on Field-Programmable Gate Arrays, Feb. 2002, pp. 147-156.
10. M. Hutton, J. Rose, J. Grossman, and D. Corneil, "Characterization and Parameterized Generation of Synthetic Combinational Benchmark Circuits," in IEEE Trans. on CAD, Vol. 17, No. 10, October 1998, pp. 985-996.