Multistage-based switching fabrics for scalable routers

IEEE Transactions on Parallel and Distributed Systems

Volumn 15, Issue 4, 2004, Pages 304-318

  Tzeng, Nian Feng ^a  

^a Informatics Research Institute   (United States)

Author keywords

Line cards; Multistage interconnects; Queue speedups; Recirculation connections; Routers; Routing tags; Scalability; Switching fabrics

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; PACKET NETWORKS; PACKET SWITCHING; ROUTERS;

LINE CARD; MULTISTAGE INTERCONNECT; QUEUE SPEEDUPS; RECIRCULATION CONNECTION; ROUTING TAGS; SCALABILITY; SWITCHING FABRICS;

DATA COMMUNICATION SYSTEMS;

EID: 1942468140     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2004.1271180     Document Type: Article

References (34)

1. S. Bassi et al., "Multistage Shuffle Networks with Shortest Path and Deflection Routing for High Performance ATM Switching: The Open-Loop Shuffleout," IEEE Trans. Comm., vol. 42, pp. 2881-2889, Oct. 1994.
2. M. Decina, P. Giacomazzi, and A. Pattavina, "Multistage Shuffle Networks with Shortest Path and Deflection Routing for High Performance ATM Switching: The Closed-Loop Shuffleout," IEEE Trans. Comm., vol. 42, pp. 3034-3044, Nov. 1994.
3. S. Blake et al., "An Architecture for Differentiated Services," Internet IETF RFC 2475, Dec. 1998.
4. A. Botta et al., "The 16 × 622 Mbit/s COM16M: The PRELUDE Switch Architecture Integrated into a 6-Million Transistor Monochip," Proc. 22nd European Solid-State Circuits Conf., Sept. 1997.
5. H. Chan, H. Alnuweiri, and V. Leung, "A Framework for Optimizing the Cost and Performance of Next-Generation IP Routers," IEEE J. Selected Areas in Comm., vol. 17, pp. 1013-1029, June 1999.
6. N. Christin, J. Liebeherr, and T. Abdelzaher, "A Quantitative Assured Forwarding Service," Proc. IEEE INFOCOM'02, pp. 864-873, June 2002.
7. S. Chuang et al., "Matching Output Queuing with a Combined Input Output Queued Switch," IEEE J. Selected Areas in Comm., vol. 17, pp. 1030-1039, June 1999.
8. Cisco Systems, Cisco 12016 Gigabit Switch Router, Data Sheet, http://www.cisco.com, 2001.
9. M. Decina, P. Giacomazzi, and A. Pattavina, "Shuffle Interconnection Networks with Deflection Routing for ATM Switching: the Open-Loop Shuffleout," Proc. 13th Int'l Teletraffic Conf., pp. 27-34, June 1991.
10. N. Endo et al., "Shared Buffer Memory Switch for an ATM Exchange," IEEE Trans. Comm., vol. 41, pp. 237-245, Jan. 1993.
11. M. Galles, "Spider: A High-Speed Network Interconnect," IEEE Micro, vol. 17, pp. 34-39, Jan./Feb. 1997.
12. A.L. Gupta and N.D. Georganas, "Analysis of a Packet Switch with Input and Output Buffers and Speed Constraints," Proc. IEEE INFOCOM'91, pp. 694-700, Apr. 1991.
13. M.G. Hluchyj and M.J. Karol, "Queueing in High-Performance Packet Switching," IEEE J. Selecte Areas in Comm., vol. 6, pp. 1587-1597, Dec. 1988.
14. M. Katevenis, P. Vatsolaki, and A. Efthymiou, "Pipelined Memory Shared Buffer for VLSI Switches," Proc. ACM SIGCOMM'95, pp. 39-48, Aug. 1995.
15. M. Katevenis, D. Serpanos, and E. Spyridakis, "Switching Fabrics with Internal Backpressure Using the ATLAS I Single-Chip ATM Switch," Proc. IEEE GLOBECOM'97, pp. 242-246, Nov. 1997.
16. N.F. Maxemchuk, "Comparison of Deflection and Store-and-Forward Techniques in the Manhattan Street and Shuffle-Exchange Networks," Proc. IEEE INFOCOM'89, pp. 800-809, Apr. 1989.
17. N. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Trans. Networking, vol. 7, no. 2, pp. 188-201, Apr. 1999.
18. N. McKeown et al., "The Tiny Tera: A Packet Switch Core," IEEE Micro, vol. 17, pp. 26-33, Jan./Feb. 1997.
19. S. Moon, J. Rexford, and K.G. Shin, "Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches," IEEE Trans. Computers, vol. 49, pp. 1215-1227, Nov. 2000.
20. A. Pattavina, "Performance Evaluation of Batcher-Banyan Interconnection Networks with Output Pooling," IEEE J. Selected Areas of Comm., vol. 9, pp. 95-103, Jan. 1991.
21. M. Pease, III, "The Indirect Binary n-Cube Microprocessor Array," IEEE Trans. Computers, vol. 6, no. 5, pp. 250-265, May 1977.
22. G. Pfister and V. Norton, "'Hot-Spot' Contention and Combining In Multistage Interconnection Networks," IEEE Trans. Computers, vol. 34, no. 10, pp. 943-948, Oct. 1985.
23. PMC-Sierra Inc., TT1 Chipset, Data Sheet, http://www.pmc-sierra.com, 1999.
24. K.J. Schultz and P.G. Culak, "CAM-Based Single-Chip Shared Buffer ATM Switch," Proc. IEEE Int'l Conf. Comm. (ICC), pp. 1190-1195, June 1994.
25. I. Stoica and H. Zhang, "Providing Guaranteed Services without Per-Flow Management," Proc. ACM SIGCOMM'99, pp. 81-94, Aug. 1999.
26. F. Tobagi, T. Kwok, and F. Chiussi, "Architecture, Performance, and Implementation of the Tandem Banyan Fast Packet Switch," IEEE J. Selected Areas in Comm., vol. 9, pp. 1173-1193, Oct. 1991.
27. N. Tzeng and T. Darwish, "Implementation of Scalable Switches for Wireless Communications," technical report, Center for Advanced Computer Studies, Univ. of Louisiana at Lafayette, 2001.
28. N. Tzeng, K. Ponnuru, and K. Vibhatavanij, "A Cost-Effective Design for ATM Switching Fabrics," Proc. 1999 IEEE Int'l Conf. Comm. (ICC), pp. S37.4.1-5, June 1999.
29. W. Wang, K. Yang, and T. Lin, "A Terabit Switch Fabric with Integrated High-Speed CMOS Transceivers," Proc. Eighth Symp. High-Performance Interconnects (Hot Interconnects 8), Aug. 2000.
30. D. Weil et al., "A 16 × 622 Mb/s ATM Switch: PRELUDE Switch Architecture Integrated into a 6-Million Transistor Monochip," IEEE J. Solid-State Circuits, vol. 32, pp. 1108-1114, July 1997.
31. T. Wolf and J. Turner, "Design Issues for High-Performance Active Routers," IEEE J. Selected Areas in Comm., vol. 19, no. 3, pp. 404-409, Mar. 2001.
32. P. Wong and M. Yeung, "Design and Analysis of a Novel Fast Packet Switch - Pipeline Banyan," IEEE/ACM Trans. Networking, vol. 3, no. 1, pp. 63-69, Feb. 1995.
33. H. Yamanaka et al., "Scalable Shared-Buffering ATM Switch with a Versatile Searchable Queue," IEEE J. Selected Areas in Comm., vol. 15, pp. 773-784, June 1997.
34. K. Yun, "A Terabit Multi-Service Switch," IEEE Micro, vol. 21, pp. 58-70, Jan./Feb. 2001.