Scalable shared-buffering ATM switch with a versatile searchable queue

IEEE Journal on Selected Areas in Communications

Volumn 15, Issue 5, 1997, Pages 773-783

  Yamanaka, Hideaki ^a,b,c,g   Saito, Hirotaka ^a,c,d   Kondoh, Harufusa ^a,e   Sasaki, Yasuhito ^a,c,f   Yamada, Hirotoshi ^a   Tsuzuki, Munenori ^a   Nishio, Satoshi ^a   Notani, Hiromi ^a   Iwabu, Atsushi ^a   Ishiwaki, Masahiko ^a   Kohama, Shigeki ^a   Matsuda, Yoshio ^a   Oshima, Kazuyoshi ^a,g  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

^c Institute of Electronics   (Japan)

^d KEIO UNIVERSITY   (Japan)

^e OSAKA UNIVERSITY   (Japan)

^f KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

^g IEEE   (Japan)

Author keywords

Asynchronous transfer mode; Buffer memories; CMOS integrated circuits; Memory management; Search methods; Shared memory systems; Switches

Indexed keywords

BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; PERFORMANCE; QUEUEING THEORY; SWITCHES;

FUNNEL STRUCTURES;

ASYNCHRONOUS TRANSFER MODE;

EID: 0031167280     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.594840     Document Type: Article

References (42)

1. A. A. Lazar and G. Pacifici, "Control of resources in broadband networks with quality of service guarantees," IEEE Commun. Mag., vol. 30, pp. 66-73, Oct. 1991.
2. J. S. Turner, "Design of a broadcast packet network," IEEE Trans. Commun., vol. 36, pp. 737-743, June 1988.
3. F. A. Tobagi, "Fast packet switch architectures for broadband integrated services digital networks," Proc. IEEE, vol. 78, pp. 133-167, Jan. 1990.
4. T. Takeuchi, H. Suzuki, and T. Aramaki, "Switch architectures and technologies for asynchronous transfer mode," IEICE Trans., vol. E74, pp. 752-760, Apr. 1991.
5. E. W. Zegura, "Architectures for ATM switching systems," IEEE Commun. Mag., vol. 31, pp. 28-37, Feb. 1993.
6. M. G. Hluchyj and M. J. Karol, "Queueing in high-performance packet switching," IEEE J. Select. Areas Commun., vol. 6, pp. 1587-1597, Dec. 1988.
7. Y. Oie, T. Suda, M. Murata, D. Kolson, and H. Miyahara, "Survey of switching techniques in high-speed networks and their performance," in Proc. INFOCOM'90, vol. 3, June 1990, pp. 1242-1251.
8. A. Pattavina, "Nonblocking architecture for ATM switching," IEEE Commun. Mag., vol. 31, pp. 38-48, Feb. 1993.
9. J. W. Causey and H. S. Kim, "Comparison of buffer allocation schemes in ATM switches: Complete sharing, partial sharing, and dedicated allocation," in Proc. ICC'94, vol. 2, May 1994, pp. 1164-1168.
10. Y. Yeh, M. G. Hluchyj, and A. S. Acampora, 'The knockout switch: A simple, modular architecture for high-performance packet switching,' IEEE J. Select. Areas Commun., vol. SAC-5, pp. 1274-1283, Oct. 1987.
11. H. Suzuki, H. Nagano, and T. Suzuki, "Output-buffer switch architecture for asynchronous transfer mode," in Proc: ICC'89, vol. 1, June 1989, pp. 99-103.
12. J.-P. Coudreuse and M, Servel, "Prelude: An asynchronous time-division switched network," in Proc. ICC'87, vol. 2, June 1987, pp. 769-773.
13. H. Kuwahara, N. Endo, M. Ogino, and T. Kozaki, "A shared buffer memory switch for ATM exchange," in Proc. ICC'89, vol. 1, June 1989, pp. 118-122.
14. M. A. Henrion, K. J. Schrodi, D. Boettle, M. De Somer, and M. Dieudonne, "Switching network architecture for ATM based broadband communications," in Proc. XIII Int. Switching Symp. (ISS'90), vol. V, May/June 1990, pp. 1-8.
15. T. Koinuma, T. Takahashi, H. Yamada, S. Hino, and M. Hirano, "An ATM switching system based on a distributed control architecture," in Proc. XIII Int. Switching Symp. (ISS'90), vol. V, May/June 1990, pp. 21-26.
16. Y. Sakurai, N. Ido, S. Gohara, and N. Endo, "Large-scale ATM multistage switching network with shared buffer memory switches," IEEE Commun. Mag., vol. 29, pp. 90-96, Jan. 1991.
17. S. Tanaka, Y. Shobatake, K. Sakaue, M. Motoyama, S. Takatsuka, M. Ishibe, S. Shimizu, M. Noda, Y. Shimojoh, E. Kamagata, K. Seta, Y. Niitsu, K. Tamaura, and H. Momose, "A 400 Mb/s 8 × 8 BiCMOS ATM switch LSI with 128 kb on-chip shared memory," in IEEE Int. Solid-State Circuits Conf. (ISSCC'91), Dig. Tech. Papers, Feb. 1991, pp. 242-243.
18. T. Kozaki, N. Endo, Y. Sakurai, O. Matsubara, M. Mizukami, and K. Asano, "32 × 32 shared buffer type ATM switch VLSI's for B-ISDN's," IEEE J. Select. Areas Commun., vol. 9, pp. 1239-1247, Oct. 1991.
19. T. C. Banwell, R. C. Estes, S. F. Habiby, G. A. Hayward, T. K. Helstern, G. R. Lalk, D. D. Mahoney, and D. K. Wilson, "Physical design issues for very large ATM switching system," IEEE J. Select. Areas Commun., vol. 9, pp. 1227-1238, Oct. 1991.
20. L. Licciardi, S. Claretto, M. Fassino, M. Gandini, M. Turolla, and V. Vercellone, "A fully CMOS 622 Mbit/s ATM switching element," in Proc. IEEE Custom Integrated Ciruits Conf. (CICC'92), May 1992, pp. 14.2.1-14.2.4.
21. R. H. Hofmann and R. Müller, "A multifunctional high-speed switch element for ATM applications," IEEE J. Solid-State Circuits, vol. 27, pp. 1036-1040, July 1992.
22. A. Chemarin, A. André, A. Botta, J. Majos, J.-L. Rainard, H. Teyssier, and P. Thorel, "A high-speed CMOS circuit for 1.2-Gb/s 16 × 16 ATM switching," IEEE J. Solid-State Circuits, vol. 27, pp. 1116-1120, July 1992.
23. K. Oshima, H. Yamanaka, H. Saito, H. Yamada, S, Kohama, H. Kondoh, and Y. Matsuda, "A new ATM switch architecture based on STS-type shared buffering and its implementation," in Proc. XIV Int. Switching Symp. (ISS'92), vol. 1, Oct. 1992, pp. 359-363.
24. N. Endo, T. Kozaki, T. Ohuchi, H. Kuwahara, and S. Gohara, "Shared buffer memory switch for an ATM exchange," IEEE Trans. Commun., vol. 41, pp. 237-245, Jan. 1993.
25. H. Kondoh, H. Notani, H. Yamanaka, K. Higashitani, H. Saito, I. Hayashi, S. Kohama, Y. Matsuda, K. Oshima, and M. Nakaya, "A 622-Mb/s 8 × 8 ATM switch chip set with shared multibuffer architecture," IEEE J. Solid State Circuits, vol. 28, pp. 808-815, July 1993.
26. K. Y. Eng, M. A. Pashan, G. D. Martin, and C. R. Crue, "An ATM cross-connect system for broadband trials and applications," in Proc. GLOBECOM'93, vol. 3, Nov./Dec. 1993, pp. 1454-1460.
27. W. Fischer, R. Stiefel, and T. Worster, "An ATM system and network architecture in field trial," in Proc. GLOBECOM'93, vol. 3, Nov./Dec. 1993, pp. 1476-1480.
28. H. Yamanaka, H. Saito, H. Yamada, M. Tsuzuki, S. Kohama, H. Ueda, H. Kondoh, Y. Matsuda, and K. Oshima, "622 Mb/s 8 × 8 shared multibuffer ATM switch with hierarchical queueing and multicast functions," in Proc. GLOBECOM'93, vol. 3, Nov./Dec. 1993, pp. 1481-1488.
29. K. J. Schultz and P. G. Gulak, "Throttled-buffer asynchronous switch for ATM," IEICE Trans. Commun., vol. E77-B, pp. 351 -358, Mar. 1994.
30. S. Kumar and D. P. Agrawal, "A shared-buffer direct-access (SBDA) switch architecture for ATM-based networks," in Proc. ICC'94, vol. 1, May 1994, pp. 101-105.
31. H. Yamanaka, H. Kondoh, H. Saito, M. Tsuzuki, Y. Sasaki, S. Kohama, H. Yamada, Y. Matsuda, and K. Oshima, "A scalable nonblocking shared multibuffer ATM switch with a new concept of searchable queue," in Proc. XV Int. Switching Symp. (ISS'95), vol. 1, Apr. 1995, pp. 278-282.
32. Y. Unekawa, K. Seki-Fukuda, K. Sakaue, T. Nakao, S. Yoshida, T. Nagamatsu, H. Nakakita, Y. Kaneko, M. Motoyama, Y. Ohba, K. Ise, M. Ono, K. Fujita, Y. Miyazawa, T. Kuroda, Y. Kamatani, T. Sakurai, and A. Kanuma, "A 5 Gb/s 8 × 8 ATM switch element CMOS LSI supporting 5 quality-of-service classes with 200 MHz LVDS interface," in IEEE Int. Solid-State Circuits Conf. (ISSCC'96). Dig. Tech. Papers, Feb. 1996, pp. 118-119.
33. Y.-S. Lin and C. B. Shung, "Queue management for shared buffer and shared multi-buffer ATM switches," in Proc. INFOCOM'96, vol. 2, Mar. 1996, pp. 688-695.
34. K. J. Schultz and P. G. Gulak, "Physical performance limits for shared buffer ATM switches to the year 2005," in Proc. XV Int. Switching Symp. (ISS'95), vol. 1, Apr. 1995, pp. 294-298.
35. A. Jajszczyk, M. Roszkiewicz, and J. Garcia-Haro, "Comparison of ATM shared-memory switches," in Proc. XV Int. Switching Symp. (ISS'95). vol. 1, Apr. 1995, pp. 409-413.
36. T. Kozaki, T. Kanno, K. Aiki, N. Endo, and J. Yanagi, "Control method of shared buffer type ATM switch" (in Japanese), IEICE Tech. Rep., S SE92-127, Jan. 1993.
37. H. Saito, H. Yamanaka, H. Yamada, M. Tuzuki, H. Kondoh, Y. Matsuda, and K. Oshima, "Multicast function and its implementation in a shared multibuffer ATM switch," in Proc. INFOCOM'94, vol. 1, June 1994, pp. 315-322.
38. K. J. Schultz and P. G. Gulak, "CAM-based single-chip shared buffer ATM switch," in Proc. ICC'94, vol. 2, May 1994, pp. 1190-1195.
39. H. Yamanaka, H. Saito, H. Yamada, H. Kondoh, Y. Matsuda, and K. Oshima, "New address-queueing architecture for a shared-buffering type ATM switch" (in Japanese), IEICE'93, Autumn Nat. Conv. Rec., Sept. 1993, B-401.
40. H. Kondoh, H. Yamanaka, M. Ishiwaki, Y. Matsuda, and M. Nakaya, "An efficient self-timed queue architecture for ATM switch LSI's," in Proc. IEEE Custom Integrated Circuits Conf. (CICC'94). May 1994, pp. 637-640.
41. H. Saito, H. Kondoh, H. Yamanaka, Y. Sasaki, M. Tsuzuki, S. Kohama, H. Yamada, Y. Matsuda, and K. Oshima, "A 622 Mb/s 32 ÷× 32 scalable shared buffer ATM switch with searchable address queue," in Proc. GLOBECOM'96, vol. 2, Nov. 1996, pp. 1363-1368.
42. T. Yoshimura, H. Kondoh, Y. Matsuda, and T. Sumi, "A 622-Mbps bit/frame synchronizer for high-speed backplane data communication," IEEE J. Solid-State Circuits, vol. 31, pp. 1063-1066, July 1996.