A 16 × 622 Mb/s ATM switch: PRELUDE switch architecture integrated into a 6-million transistor monochip

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 7, 1997, Pages 1108-1114

  Weil, Daniel ^a,b,c,d,e   Botta, Alain ^a,b,f   Chemarin, Alain ^a,g,h,i   Gallay, Philippe ^a,b   Majos, Jacques ^a,b,i   Servel, Michel ^a,j  

^a ORANGE LABS   (France)

^b Ecole Polytechnique ^*

^c ECOLE POLYTECHNIQUE   (France)

^d ENST   (France)

^e UNIVERSITÉ PARIS DESCARTES   (France)

^f ENAC   (France)

^g GRENOBLE INSTITUTE OF TECHNOLOGY   (France)

^h Ecl Sup d'Electronique de l'Ouest   (France)

ⁱ France Telecom Research Center   (France)

^j Ecl Sup d'Electron de l'Ouest   (France)

more..

Author keywords

Asynchronous transfer mode; Circuit switching; Circuit synthesis; Multimedia communications; Switching circuits; Very large scale integration

Indexed keywords

BUFFER CIRCUITS; CMOS INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MULTIPLEXING EQUIPMENT; SWITCHING CIRCUITS; TRANSISTORS;

PRELUDE SWITCH ARCHITECTURE; TRANSISTOR MONOCHIPS;

ASYNCHRONOUS TRANSFER MODE;

EID: 0031185371     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.597301     Document Type: Article

References (14)

1. H. Ahmadi and W. E. Denzel, "A survey of modem high-performance switching techniques," IEEE J. Select. Areas Commun., vol. 7, pp. 1091-1103, 1989.
2. F. A. Tobagi, "Fast packet switch architecture for broadband integrated services digital networks," Proc. IEEE. vol. 78, pp. 133-167, Jan. 1990.
3. A. Jajszczyk, M. Roszkiewicz, and J. Garcia-Haro. "Comparison of ATM shared-memory switches," ISS'95, vol. 1, Apr. 1995.
4. M. Hluchyj and M. Karol, "Queuing in high-performance packet switching," IEEE J. Select. Areas Commun., vol. 6, pp. 1587-1597, Dec. 1988.
5. A. Thomas, J. P. Coudreuse, and M. Servel. "Asynchronous timedivision switching: An experimental packet network integrating videocommunications," in Proc. ISS'84, Florence, Italy, May 1984, paper 32C2.
6. M. Devault, J. Y. Cochennec, and M. Servel. "The 'Prelude' ATD experiment: Assessments and future prospects," IEEE J. Select. Areas Commun., vol. 6, pp. 1528-1537, Dec. 1988.
7. A. Chemarin, A. Andre, A. Botta, J. Majos et al., "A high-speed CMOS circuit for 1.2-Gbits/s 16 × 16 ATM switching," IEEE J. Solid State Circuits, vol. 27, pp. 1116-1120, July 1992.
8. ATM Forum, "Utopia, an ATM-PHY interface specification."
9. ITU-T 1.363. "B_ISDN ATM adaptation layer specification." Mar. 1993.
10. ITU-T 1.361, "B-ISDN ATM layer specification," Nov. 1995.
11. ITU-T 1.432, "B-ISDN user-network interface - Physical layer specification," July 1995.
12. L. Kleinrock, Queuing Systems. Vol. 1: Theory. New York: Wiley, 1975.
13. J. R. Louvion, P. Boyer, and A. Gravey. "A discrete time single server queue with Bernoulli arrivals and constant service time." International Teletraffic Congress, p. 12, 1988.
14. A. Gravey, J.-R. Louvion, and P. Boyer. "On the Geo/D/I and Geo/D/I/n queues," Performance Evaluation, vol. 11, pp. 117-125, 1990.