-
2
-
-
0034840742
-
Validating the intel pentium 4 microprocessor
-
ACM Press
-
B. Bentley, "Validating the Intel Pentium 4 Microprocessor," Proc. 38th Design Automation Conf. (DAC 01), ACM Press, 2001, pp. 244-248.
-
(2001)
Proc. 38th Design Automation Conf. (DAC 01)
, pp. 244-248
-
-
Bentley, B.1
-
3
-
-
0031639694
-
Functional verification of a multiple-issue, out-of-order, superscalar alpha processor - The DEC alpha 21264 microprocessor
-
ACM Press
-
S. Taylor et al., "Functional Verification of a Multiple-Issue, Out-of-Order, Superscalar Alpha Processor - the DEC Alpha 21264 Microprocessor," Proc. 35th Design Automation Conf. (DAC 98), ACM Press, 1998, pp. 638-643.
-
(1998)
Proc. 35th Design Automation Conf. (DAC 98)
, pp. 638-643
-
-
Taylor, S.1
-
5
-
-
0001909165
-
Functional verification methodology for microprocessors using the genesys test program generator: Application to the x86 microprocessors family
-
IEEE CS Press
-
L. Fournier, Y. Arbetman, and M. Levinger, "Functional Verification Methodology for Microprocessors Using the Genesys Test Program Generator: Application to the x86 Microprocessors Family," Proc. Design Automation and Test in Europe (DATE99), IEEE CS Press, 1999, pp. 434-441.
-
(1999)
Proc. Design Automation and Test in Europe (DATE99)
, pp. 434-441
-
-
Fournier, L.1
Arbetman, Y.2
Levinger, M.3
-
6
-
-
0001314320
-
Verification of the IBM RISC system/6000 by a dynamic biased pseudo-random test program generator
-
Apr.
-
A. Aharon et al., "Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-random Test Program Generator," IBM System J., vol. 30, no. 4, Apr. 1991, pp. 527-538.
-
(1991)
IBM System J.
, vol.30
, Issue.4
, pp. 527-538
-
-
Aharon, A.1
-
7
-
-
34547330261
-
Model-based test generator for processor design verification
-
AAAI Press
-
A. Aharon, Y. Lichtenstein, and Y. Malka, "Model-Based Test Generator for Processor Design Verification," Proc. 7th Innovative Applications of Artificial Intelligence Conf. (IAAI 94), AAAI Press, 1994, pp. 83-94.
-
(1994)
Proc. 7th Innovative Applications of Artificial Intelligence Conf.(IAAI 94)
, pp. 83-94
-
-
Aharon, A.1
Lichtenstein, Y.2
Malka, Y.3
-
8
-
-
0036991699
-
Using constraint satisfaction formulations and solution techniques for random test program generation
-
Aug.
-
E. Bin et al., "Using Constraint Satisfaction Formulations and Solution Techniques for Random Test Program Generation," IBM Systems J., vol. 41, no. 3, Aug. 2002, pp. 386-402.
-
(2002)
IBM Systems J.
, vol.41
, Issue.3
, pp. 386-402
-
-
Bin, E.1
-
9
-
-
4444315783
-
Industrial experience with test generation languages for processor verification
-
M. Behm et al., "Industrial Experience with Test Generation Languages for Processor Verification," submitted to DAC 04, 2004.
-
DAC 04, 2004
-
-
Behm, M.1
-
12
-
-
0042195124
-
Short vs. long - Size does make a difference
-
IEEE Press
-
A. Hartman, S. Ur, and A. Ziv, "Short vs. Long - Size Does Make a Difference," Proc. High-Level Design Validation and Test Workshop (HLDVT 99), IEEE Press, 1999, pp. 23-28.
-
(1999)
Proc. High-Level Design Validation and Test Workshop (HLDVT 99)
, pp. 23-28
-
-
Hartman, A.1
Ur, S.2
Ziv, A.3
-
14
-
-
1442316900
-
Adaptive test program generation: Planning for the unplanned
-
IEEE Press
-
A. Adir, R. Emek, and E. Marcus, "Adaptive Test Program Generation: Planning for the Unplanned," Proc. 7th Ann. IEEE Int'l Workshop High-Level Design Validation and Test (HLDVT 02), IEEE Press, 2002, pp. 83-87.
-
(2002)
Proc. 7th Ann. IEEE Int'l Workshop High-Level Design Validation and Test (HLDVT 02)
, pp. 83-87
-
-
Adir, A.1
Emek, R.2
Marcus, E.3
|