Compiler optimization and ordering effects on VLIW code compression

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 95-103

  Ros, Montserrat ^a   Sutton, Peter ^a  

^a UNIVERSITY OF QUEENSLAND   (Australia)

Author keywords

Code Compression; Compiler optimizations; VLIW

Indexed keywords

ALGORITHMS; BENCHMARKING; DATA COMPRESSION; EMBEDDED SYSTEMS; OPTIMIZATION; PROGRAM COMPILERS; SCHEDULING;

CODE COMPRESSION; COMPILER OPTIMIZATIONS; COMPRESSION RATIOS; VERY LONG INSTRUCTION WORD (VLIW);

CODES (SYMBOLS);

EID: 18844378586     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951710.951725     Document Type: Conference Paper

References (25)

1. Mediabench Benchmarks, accessed 2003, http://www.cs.ucla.edu/~leec/ mediabench/
2. TMS320C6000 CPU and Instruction Set Reference Guide: Texas-Instruments, 2000.
3. G. Araujo, P. Centoducatte, R. Azevedo, and R. Pannain, "Expression-tree-based algorithms for code compression on embedded RISC architectures," in IEEE Transactions on Very Large Scale Integration VLSI Systems. Oct. 2000; 8(5): IEEE, 2000, pp. 530-3.
4. G. Araujo, P. Centoducatte, M. Cortes, and R. Pannain, "Code compression based on operand factorization," in Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture. 1998: IEEE Comput. Soc, Los Alamitos, CA, USA, 1998, pp. 194-201.
5. P. Centoducatte, G. Araujo, and R. Pannain, "Compressed code execution on DSP architectures," in Proceedings 12th International Symposium on System Synthesis. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 56-61.
6. K. D. Cooper and N. McIntosh, "Enhanced code compression for embedded RISC processors," in SIGPLAN Notices. May 1999; 34(5): ACM, 1999, pp. 139-49.
7. J. Ernst, W. Evans, C. W. Fraser, S. Lucco, and T. A. Proebsting, "Code compression," in SIGPLAN Notices. May 1997; 32(5): ACM, 1997, pp. 358-65.
8. M. B. Game, A, "CodePack: Code Compression for PowerPC processors (version 1.0)," PowerPC Embedded Processor Solutions, IBM, North Carolina 2000.
9. P. G. Howard and J. S. Vitter, "Practical implementations of arithmetic coding," in Image and text compression. 1992, J. A. Storer, Ed.: Kluwer Academic Publishers, Dordrecht, Netherlands, 1992, pp. 85-112.
10. N. Ishiura and M. Yamaguchi, "Instruction Code Compression for Application Specific VLIW Processors BAsed on utomatic Field Partitioning," 1997.
11. S. Y. Larin and T. M. Conte, "Compiler-driven cached code compression schemes for embedded ILP processors," in MICRO 32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 82-92.
12. C. Lefurgy, P. Bird, I. C. Chen, and T. Mudge, "Improving code density using compression techniques," in Proceedings. Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture Cat. No.97TB100184. 1997: IEEE Comput. Soc, Los Alamitos, CA, USA, 1997, pp. 194-203.
13. C. Lefurgy and T. Mudge, "Code Compression for DSP," presented at Compiler and Architecture Support for Embedded Computing Systems, George Washington University, Washington DC, 1998.
14. C. Lefurgy, E. Piccininni, and T. Mudge, "Evaluation of a high performance code compression method," in MICRO 32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 93-102.
15. C. Lefurgy, E. Piccininni, and T. Mudge, "Reducing code size with run-time decompression," in Proceedings Sixth International Symposium on High Performance Computer Architecture. HPCA 6 Cat. No.PR00550. 1999: IEEE Comput. Soc, Los Alamitos, CA, USA, 1999, pp. 218-28.
16. C. R. Lefurgy, "Efficient execution of compressed programs," University of Michigan, 2000, pp. 201.
17. H. Lekatsas, J. Henkel, and W. Wolf, "Code compression for low power embedded system design," in Proceedings 2000. Design Automation Conference. IEEE Cat. No.00CH37106. 2000: ACM, New York, NY, USA, 2000, pp. 294-9.
18. H. Lekatsas and W. Wolf, "SAMC: a code compression algorithm for embedded processors," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 18, pp. 1689-701, 1999.
19. H. A. Lekatsas, "Code compression for embedded systems," Princeton University, 2000, pp. 171.
20. J. S. Prakash, C.; Shankar, P.; Srikant, Y.N., "A Simple and Fast Scheme for Code Compression for VLIW processors," presented at Data Compression Conference, 2003.
21. Sang Joon Nam, In Cheol Park, and Chong Min Kyung, "Improving dictionary-based code compression in VLIW architectures," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E82-A, pp. 2318-24, 1999.
22. A. Wolfe and A. Chanin, "Executing compressed programs on an embedded RISC architecture," in SIGMICRO Newsletter. Dec. 1992; 23(1 2), 1992, pp. 81-91.
23. Yuan Xie, H. Lekatsas, and W. Wolf, "Code compression for VLIW processors," in Proceedings DCC 2001. Data Compression Conference. 2001, J. A. Storer and M. Cohn, Eds.: IEEE Comput. Soc, Los Alamitos, CA, USA, 2001, pp. 525.
24. Yuan Xie, W. Wolf, and H. Lekatsas, "Code compression for VLIW processors using variable-to-fixed coding," in 15th International Symposium on System Synthesis IEEE Cat. No.02EX631. 2002: ACM, New York, NY, USA, 2002, pp. 138-43.
25. Yuan Xie, W. Wolf, and H. Lekatsas, "A code decompression architecture for VLIW processors," in Proceedings 34th ACM/IEEE International Symposium on Microarchitecture. 2001: IEEE Comput. Soc, Los Alamitos, CA, USA, 2001, pp. 66-75.