Code compression for VLIW processors using variable-to-fixed coding

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2002, Pages 138-143

  Xie, Yuan ^a   Wolf, Wayne ^a   Lekatsas, Haris ^b  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); EMBEDDED SYSTEMS; MATHEMATICAL MODELS; PROBABILITY; VERY LONG INSTRUCTION WORD ARCHITECTURE;

CODE COMPRESSION; EMBEDDED COMPUTING SYSTEM; EMBEDDED PROCESSOR;

PROGRAM PROCESSORS;

EID: 0036964961     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581227.581231     Document Type: Conference Paper

References (10)

1. T. K. et al. A Decompression Core for PowerPC. IBM Journal of Research and Development, Vol. 42(6):807-812, November 1998.
2. T. Givargis and F. Vahid. Interface Exploration for Reduced Power in Core-Based Systems. Proceedings of the International Symposium on System Synthesis, December 1998.
3. N. Ishiura and M. Yamaguchi. Instruction Code Compression for Application Specific VLIW Processors Based on Automatic Field Partitioning. Proceedings of the Workshop on Synthesis and System Integration of Mixed Technologies, pages 105-109, 1998.
4. H. Lekatsas and W. Wolf. SAMC: A Code Compression Algorithm for Embedded Processors. IEEE Transactions on Computer Aided Design, Vol. 18:1689-1701, December 1999.
5. S. Liao, S. Devadas, and K. Keutzer. Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques. Proceedings of the Chapel Hill Conference on Advanced Research in VLSI, pages 393-399, 1995.
6. S. Nam. Improving dictionary-based code compression in vliw architectures. IEICE Trans. Fundamentals, November 1999.
7. B. Tunstall. Synthesis of Noiseless Compression Codes. PhD thesis, Georgia Institute of Technology, Atlanta, Georgia, September 1967.
8. A. Wolfe and A. Chanin. Executing Compressed Programs on an Embedded RISC Architecture. Proceedings of the International Symposium on Microarchitecture, pages 81-91, December 1992.
9. Y. Xie, W. Wolf, and H. Lekatsas. A Code Decompression Architecture for VLIW processors. Proceedings of the 34th Annual International Symposium on Microarchitecture, pages 66-75, December 2001.
10. Y. Xie, W. Wolf, and H. Lekatsas. Compression Ratio and Decompression Overhead Tradeoffs in Code Compression for VLIW Architectures. Proceedings of the 4th International Conference on ASIC, pages 337-341, October 2001.