SAMC: a code compression algorithm for embedded processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 12, 1999, Pages 1689-1701

  Lekatsas, Haris ^a   Wolf, Wayne ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; DECODING; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); MARKOV PROCESSES; MATHEMATICAL MODELS; TABLE LOOKUP;

ARITHMETIC CODING; CODE COMPRESSION; MARKOV MODELS; SEMIADAPTIVE MARKOV COMPRESSION;

DATA COMPRESSION;

EID: 0033338503     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.811316     Document Type: Article

References (21)

1. Advanced Rise Machines Ltd., "An introduction to Thumb," Mar. 1995.
2. T. C. Bell, J. G. Cleary, and I. H. Witten, Text Compression.. Englewood Cliffs, NJ: Prentice-Hall, 1990.
3. M. Benes, S. M. Nowick, and A. Wolfe, "A fast asynchronous Huffman Decoder for compressed-code embedded processors," in Proc. 4th Anna. Int. Sytnp. Advanced Research in Asynchronous Circuits and SystemsASYNC. 1998, pp. 43-56.
4. P. Bird and T. Mudge, "An instruction stream compression technique," Electrical Engineering and Computer Science Dept., Univ. of Michigan, Tech. Rep. CSE-TR-319-96, Nov. 1996.
5. G. V. Cormack and R. N. Horspool, "Data compression using dynamic Markov modeling," Comput. J., vol. 30, no. 6, pp. 541-550, 1987.
6. P. G. Howard and J. S. Vitter, "Practical implementations of arith-metic coding," Image and Text Compression. Norwell, MA: Kluwer Academic, 1992, pp. 85-112.
7. D. A. Huffman, "A method for the construction of minimum-redundancy codes," Proc. IRE. vol. 40, pp. 1098-1101, Sept. 1952.
8. K. D. Kissell, "MIPS 16: High density MIPS for the embedded market," Silicon Graphics Group, 1997
9. M. Kozuch and A. Wolfe, "Compression of embedded system programs," in Proc. 1994 IEEE Int. Conf. Computer Design: VLSI in Computers & Processors, 1994, pp. 270-277
10. C. Lefurgy, P. Bird, I. Cheng, and T. Mudge, "Code density using compression techniques," in Proc. 30th Annu. Int. Symp. MicroArchitecture, Dec. 1997, pp. 193-203.
11. H. Lekatsas and W. Wolf, "Code compression for embedded systems," in Proc. Design Automation Conf., June 1998, pp. 516-521.
12. "Random access decompression using binary arithmetic coding," in Proc. 1999 IEEE Data Compression Conf., Mar. 1999, pp. 306-315.
13. S. Y. Liao, S. Devadas, and K. Keutzer, "Code density optimization for embedded DSP processors using data compression techniques," in Proc. 1995 Chapel Hill Conf. Advanced Research in VLSI, 1995, pp. 393-399.
14. A. Moffat, "Word based text compression." Dept. of Computer Science, University of Melbourne, Parkville, Victoria, Australia, Tech. Rep., 1987.
15. T. M. Kemp, R. K. Montoye, J. D. Harper, J. D. Palmer, and D. J. Auerbach, "A decompression core for powerPC," IBM J. Res. Develop., vol. 42, no. 6, pp. 870-812, Nov. 1998.
16. T. Okuma, H. Tomiyama, A. Inoue, E. Fajar, and H. Yasuura, "Instruction encoding techniques for area minimization of instruction ROM," in Proc. Int. Symp. System Synthesis, Dec. 1998, pp. 125-130.
17. T. A. Welch, "A technique for high-performance data compression," IEEE Comput. Mag., pp. 8-19, June 1984.
18. I. H. Witten, R. M. Neal, and J. G. Cleary, "Arithmetic coding for data compression," Commun. ACM, vol. 30, no. 6, pp. 520-540, June 1987.
19. A. Wolfe and A. Chanin, "Executing compressed programs on an embedded RISC architecture," in Proc. 25th Anna. Int. Symp. Microarchitecture, Dec. 1992, pp. 81-91.
20. Y. Yoshida, B.-Y. Song, H. Okuhata, and T. Onoye, "An object code compression approach to embedded processors," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), Aug. 1997, pp. 265-268.
21. J. Ziv and A. Lempel, "A universal algorithm for sequential data compression," IEEE Trans. Inform. Theory, vol. IT-23, pp. 337-343, May 1977.