Expression-tree-based algorithms for code compression on embedded RISC architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 8, Issue 5, 2000, Pages 530-533

  Araujo, Guido ^a   Centoducatte, Paulo ^a   Azevedo, Rodolfo ^a   Pannain, Ricardo ^a  

^a UNIVERSITY OF CAMPINAS   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); EMBEDDED SYSTEMS; ENCODING (SYMBOLS); TREES (MATHEMATICS);

CODE COMPRESSION; EXPRESSION TREE BASED ALGORITHMS;

LARGE SCALE SYSTEMS;

EID: 0034289977     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.894158     Document Type: Article

References (10)

1. C. Lefurgy, P. Bird, I.-C. Chen, and T. Mudge, "Improving code density using compression techniques," in Proc. MICRO-30 Int. Symp. Microarchitecture, Dec. 1997, pp. 194-203.
2. T. C. Bell, J. G. Cleary, and I. H. Witten, Text Compression, ser. Advanced Reference Series. Englewood Cliffs, NJ: Prentice-Hall, 1990.
3. G. Araujo, P. Centoducatte, R. Azevedo, and R. Pannain, "Expression tree based algorithms for code compression on embedded RISC architectures," Institute of Computing, Univ. of Campinas, http://www.dcc.unicamp.br/ic-main/publications-e.html, Jan. 2000.
4. M. Franz and K. Thomas, "Slim binaries," Commun. ACM, vol. 40, no. 12, pp. 87-94, Dec. 1997.
5. J. Ernst, W. Evans, C. W. Fraser, S. Lucco, and T. A. Proebsting, "Code compression," SIGPLAN Program. Lang. Design Implement., pp. 358-365, June 1997.
6. A. Wolfe and A. Channin, "Executing compressed programs on an embedded RISC architecture," in Proc. MICRO-25 Int. Symp. Microarchitecture, Dec. 1992, pp. 81-92.
7. M. Beneš, A. Wolfe, and S. M. Nowick, "A high-speed asynchronous decompression circuit for embedded processors," in Proc. 17th Conf. Advanced Research in VLSI, 1997, pp. 219-236.
8. H. Lekatsas and W. Wolf, "Code compression for embedded systems," in Proc. 35th ACM Design Automation Conf., 1998, pp. 516-521.
9. P. Centoducatte, G. Araujo, and R. Pannain, "Compressed code execution on DSP architectures," in Proc. 12th Int. Symp. System Synthesis, Nov. 1999, pp. 56-61.
10. G. Araujo, P. Centoducatte, M. Cortes, and R. Pannain, "Code compression based on operand factorization," in Proc. MICRO-31 Int. Symp. Micro architecture, Dec. 1998, pp. 194-201.