A study of netlist structure and placement efficiency

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 5, 2005, Pages 762-772

  Liu, Qinghua ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

Netlist structure; Placement efficiency

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; LOGIC DEVICES; MICROPROCESSOR CHIPS; OPTICAL INTERCONNECTS; QUADRATIC PROGRAMMING; ROUTERS;

LOGIC RESTRUCTURING; NETLIST STRUCTURE; PLACEMENT EFFICIENCY; TECHNOLOGY MAPPING;

VLSI CIRCUITS;

EID: 18744411591     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.846364     Document Type: Article

References (42)

1. S. N. Adya, I. L. Markov, and P. G. Villarrubia, "On whitespace and stability in mixed-size placement and physical synthesis," in Proc. Int. Conf. Computer-Aided Design, 2003, pp. 311-318.
2. S. N. Adya, M. C. Yildiz, I. L. Markov, P. G. Villarrubia, P. N. Parakh, and P. H. Madden, "Benchmarking for large-scale placement and beyond," in Proc. Int. Symp. Phys. Design, Apr. 2003, pp. 95-103.
3. C. J. Alpert, J. H. Huang, and A. B. Kahng, "Multi-level circuit partitioning," in Proc. Design Automation Conf., 1997, pp. 530-533.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Improved algorithms for hypergraph bisection," in Proc. Asia South Pacific Design Automation Conf., 2000, pp. 661-666.
5. _, "Can recursive bisection alone produce routable placement," in Proc. Design Automation Conf., 2000, pp. 260-263.
6. _, "Optimal partitioners and end-case placers for standard-cell layout," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 19, no. 11, pp. 1304-1314, Nov. 2000.
7. T. F. Chan, J. Cong, T. Kong, and J. Shinnerl, "Multilevel optimization for large-scale circuit placement," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 171-176.
8. T. F. Chan, J. Cong, J. Shinnerl, and K. Sze, "An enhanced multilevel algorithm for circuit placement," in Proc. Int. Conf. Computer-Aided Design, 2003, pp. 299-306.
9. C. C. Chang, J. Cong, and M. Xie, "Optimality and scalability study of existing placement algorithms," in Proc. Asia South Pacific Design Automation Conf., 2003, pp. 621-627.
10. J. Cong and S. K. Lim, "Edge separability based circuit clustering with application to circuit partitioning," in Proc. Asia South Pacific Design Automation Conf., 2000, pp. 429-434.
11. J. Cong, M. Romesis, and M. Xie, "Optimality and scalability study of partitioning and placement algorithms," in Proc. Int. Symp. Phys. Design, Apr. 2003, pp. 88-94.
12. J. Dambre, P. Verplaetse, D. Stroobandt, and J. Van Campenhout, "A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits," IEEE Trans. VLSI Syst., vol. 11, no. 1, pp. 24-34, Jan. 2003.
13. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation," IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 580-589, Mar. 1998.
14. W. E. Donath, "Placement and average interconnection lengths of computer logic," IEEE Trans. Circuits Syst., vol. CAS-26, pp. 272-277, Apr. 1979.
15. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. Design Automation Conf., 1998, pp. 269-274.
16. C. M. Fiduccia and R. M. Mattheyses, "A linear time heuristic for improve network partitions," in Proc. Design Automation Conf., 1982, pp. 175-181.
17. S. Hauck and G. Borriello, "An evaluation of bipartitioning techniques," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 16, no. 8, pp. 849-866, Aug. 1997.
18. B. Hu and M. Marek-Sadowska, "FAR: Fixed-points addition and relaxation based placement," in Proc. Int. Symp. Phys. Design, Apr. 2002, pp. 161-166.
19. _, "Fine-granularity clustering for large-scale placement problems," in Proc. Int. Symp. Phys. Design, Apr. 2003, pp. 67-74.
20. _, "Wire length prediction based clustering and its application in placement," in Proc. Design Automation Conf., 2003, pp. 800-805.
21. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," in Proc. Int. Symp. Phys. Design, Apr. 2004, pp. 18-25.
22. G. Karypis, R. Aggarwal, V. Kurnar, and S. Shekhar, "Multi-level hypergraph partition: Applications in VLSI design," in Proc. Design Automation Conf., 1997, pp. 526-529.
23. P. Kudva, A. Sullivan, and W. Dougherty, "Metrics for structural logic synthesis," in Proc. Int. Conf. Computer-Aided Design, 2002, pp. 551-556.
24. T. Kutzschebauch and L. Stok, "Congestion aware layout driven logic synthesis," in Proc. Int. Conf. Computer-Aided Design, 2001, pp. 216-223.
25. B. S. Landman and R. L. Russo, "On a pin versus block relationship for partitions of logic graphs," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. C-20, pp. 1469-1479, 1971.
26. M. Pedram and N. Bhat, "Layout driven technology mapping," in Proc. Design Automation Conf., 1991, pp. 99-105.
27. _, "Layout driven logic restructure/decomposition," in Proc. Int. Conf. Computer-Aided Design, 1991, pp. 134-137.
28. M. Sarrafzadeh and M. Wang, "NRG: Global and detailed placement," in Proc. Int. Conf. Computer-Aided Design, 1997, pp. 164-169.
29. G. Sigl, K. Doll, and F. Johannes, "Analytical placement: A linear or quadratic objective function?," in Proc. Design Automation Conf., 1991, pp. 427-432.
30. D. Stroobandt, P. Verplaetse, and J. Van Campenhout, "Generating synthetic benchmark circuits for evaluating CAD tools," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 19, no. 9, pp. 1011-1022, Sep. 2000.
31. R. Tsai, E. S. Kuh, and C. Hsu, "PROUD: A sea-of-gates placement algorithm," IEEE Design Test Comput., vol. 5, no. 6, pp. 44-56, Dec. 1988.
32. N. Viswanathan and C. Chu, "FastPlace: An efficient analytical placement technique using cell spreading and iterative local refinement," in Proc. Int. Symp. Phys. Design, Apr. 2004, pp. 26-33.
33. M. Wang, X. Yang, and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 260-264.
34. X. Yang, B. K. Choi, and M. Sarrafzadeh, "Routability driven white space allocation for fixed-die standard-cell placement," in Proc. Int. Symp. Phys. Design, 2002, pp. 42-47.
35. X. Yang, E. Bozorgzadeh, and M. Sarrafzadeh, "Wirelength estimation based on rent exponents of partitioning and placement," in ACM Int. Workshop Syst.-Level Interconnect Prediction, 2001, pp. 25-31.
36. Capo Version 8.7 [Online]. Available: http://vlsicad.eecs.umich.edu/BK/ PDtools/
37. Dragon Version 3.01 [Online]. Available: http://er.cs.ucla.edu/Dragon/
38. Gnl Version 1.1.1 [Online]. Available: http://www.elis.ugent.be/ ~pvrplaet/gnl/
39. Grids Benchmark Suite [Online]. Available: http://www.gigascale.org/ bookshelf//GridsBM03/
40. LGSynth93 Benchmarks [Online]. Available: http://www.cbl.ncsu.edu/pub/ Benchmark_dirs/LGSynth93/
41. mFAR [Online]. Available: http://cornet.ece.ucsb.edu/-hu/mfar/mfar.html
42. mPL Version 2.1 [Online]. Available: http://ballade.cs.ucla.edu/cpmo/