A low-power digital matched filter for direct-sequence spread-spectrum signal acquisition

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 6, 2001, Pages 933-943

  Liou, Ming Luen ^b   Chiueh, Tzi Dar ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Digital matched filter; Double edge trigger; Gated pullup; High rate compressor; Prefiltering structure; Spread spectrum

Indexed keywords

CODE ACQUISITION; DIGITAL MATCHED FILTER; DOUBLE EDGE TRIGGER;

CMOS INTEGRATED CIRCUITS; DIRECT SEQUENCE SYSTEMS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; SIGNAL DETECTION;

DIGITAL FILTERS;

EID: 0035368242     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.924856     Document Type: Article

References (26)

1. Spread spectrum signal acquisition: Method and Technology
2. Acquisition of pseudo-noise signal by recursion aided sequential estimation
3. Sequential estimation using bit estimation techniques
4. Periodic PN sequence delay estimation using phase spectrum data
5. Low-power design of a 64-tap 4-bit digital matched filter using systolic array architecture and CVSL circuit techniques in CMOS
6. A 2.6-V 44-MHz all-digital QPSK direct sequence spread-spectrum transceiver IC
7. A comparison of analog and digital circuit implementation of low-power matched filters for use in portable wireless communications terminals
8. A pipelined digital differential matched-filter FPGA implementation and VLSI design
9. A low-power DSP core-based software radio architecture
10. Virtual radios
11. Non-cohereht digital matched filters: Multibit quantization
12. A new code acquisition scheme using divided matched filters for a DS/SS signal with frequency offset
13. DS-SS code acquisition in a rapid fading environment
14. Dynamic digital matched filter acquisition of DS receiver
15. Power reduction techniques for a spread spectrum-based correlator
16. A comparative study of switching activity reduction techniques for design of low-power multipliers
17. Transiton reduction in carry-save adder trees
18. Placement and average interconnection lengths of computer
19. Interconnect scaling implications for CAD
20. Design methodology for low-power data compressors based on window detector in a 54 × 54 bit multiplier
21. Top-down pass-transistor logic design
22. A 1.5-ns 32-b CMOS ALU in double pass-transistor logic
23. A swing-restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications