-
1
-
-
4544251225
-
Low-Power Architecture of a Digital Matched Filter for Direct-Sequence Spread-Spectrum Systems
-
Jan
-
T. Yamada, S. Goto, N. Takayakma, Y. Matsushita, Y. Harada, and H. Yasuura, "Low-Power Architecture of a Digital Matched Filter for Direct-Sequence Spread-Spectrum Systems," IEICE Trans. Elec., vol. E86-C, no. 1, pp. 79-88, Jan. 2003.
-
(2003)
IEICE Trans. Elec
, vol.E86-C
, Issue.1
, pp. 79-88
-
-
Yamada, T.1
Goto, S.2
Takayakma, N.3
Matsushita, Y.4
Harada, Y.5
Yasuura, H.6
-
2
-
-
0031257846
-
A 2.6V, 44-MHz all digital QPSK direct-sequence spread spectrum transceiver IC
-
Oct
-
J. Wu, M. Liou, H. Ma and T. Chiueh, "A 2.6V, 44-MHz all digital QPSK direct-sequence spread spectrum transceiver IC," IEEE JSSC, vol. 32, pp. 1499-1510, Oct. 1997.
-
(1997)
IEEE JSSC
, vol.32
, pp. 1499-1510
-
-
Wu, J.1
Liou, M.2
Ma, H.3
Chiueh, T.4
-
3
-
-
0034428195
-
A 23-mW 256-Tap 8Msample/s QPSK Matched Filter for DS-CDMA Cellular Telephony Using Recycling Integrator Correlators
-
Feb
-
D. Senderowicz, S. Azuma, H, Matsui, K. Hara, S. Kawama, Y. Ohta, M. Miyamoto, and K. Iizuka, "A 23-mW 256-Tap 8Msample/s QPSK Matched Filter for DS-CDMA Cellular Telephony Using Recycling Integrator Correlators," IEEE Int. Solid-State Circuit Conference, pp. 354-355, Feb. 2000.
-
(2000)
IEEE Int. Solid-State Circuit Conference
, pp. 354-355
-
-
Senderowicz, D.1
Azuma, S.2
Matsui, H.3
Hara, K.4
Kawama, S.5
Ohta, Y.6
Miyamoto, M.7
Iizuka, K.8
-
4
-
-
0142227879
-
A Low Power Matched Filter for DS-CDMA Based on Analog Signal Proc-essing
-
Apr
-
M. Sakai, T. Sakai, and T. Matsumoto, "A Low Power Matched Filter for DS-CDMA Based on Analog Signal Proc-essing," IEICE Trans. Fund., vol. E86-A, no. 4, pp. 752-757, Apr. 2003.
-
(2003)
IEICE Trans. Fund
, vol.E86-A
, Issue.4
, pp. 752-757
-
-
Sakai, M.1
Sakai, T.2
Matsumoto, T.3
-
5
-
-
0141761376
-
A Floating-Gate-MOSBased Low-Power CDMA Matched Filter Employing Capacitance Disconnection Technique
-
T. Yamasaki, T. Fukuda, and T. Shibata, "A Floating-Gate-MOSBased Low-Power CDMA Matched Filter Employing Capacitance Disconnection Technique," VLSI Circuits Dig. Tech. Papers, pp. 267-270, 2003.
-
(2003)
VLSI Circuits Dig. Tech. Papers
, pp. 267-270
-
-
Yamasaki, T.1
Fukuda, T.2
Shibata, T.3
-
6
-
-
4544226087
-
A Low-Power Switched-Current CDMA Matched Filter with On-Chip V-I and I-V Converters
-
Jun
-
T. Yamasaki, T. Nakayama, and T. Shibata, "A Low-Power Switched-Current CDMA Matched Filter with On-Chip V-I and I-V Converters," VLSI Circuits Dig. Tech. Papers, pp. 214-217, Jun. 2004.
-
(2004)
VLSI Circuits Dig. Tech. Papers
, pp. 214-217
-
-
Yamasaki, T.1
Nakayama, T.2
Shibata, T.3
-
7
-
-
0034818896
-
Low Power Current-Cut Switched-Current Matched Filter for CDMA
-
Feb
-
K. Togura, H. Nakase, K. Kubota, K. Masu, and K. Tsubouchi, "Low Power Current-Cut Switched-Current Matched Filter for CDMA," IEICE Trans. Elec., vol. E84-C, no. 2, pp. 212-219, Feb. 2001.
-
(2001)
IEICE Trans. Elec
, vol.E84-C
, Issue.2
, pp. 212-219
-
-
Togura, K.1
Nakase, H.2
Kubota, K.3
Masu, K.4
Tsubouchi, K.5
|