A Floating-Gate-MOS-Based Low-Power CDMA Matched Filter Employing Capacitance Disconnection Technique

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue , 2003, Pages 267-270

  Yamasaki, Toshihiko ^a   Fukuda, Tomohiro ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CHARGE COUPLED DEVICES; MOS CAPACITORS;

POWER DISSIPATION;

CODE DIVISION MULTIPLE ACCESS;

EID: 0141761376     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. J. Wu, M. Liou, H. Ma and T. Chiueh, "A 2.6V, 44-MHz all digital QPSK direct-sequence spread spectrum transceiver IC," IEEE JSSC, vol. 32, pp. 1499-1510, Oct. 1997.
2. E. Nishimori, C. Kimura, A. Nakagawa, and K. Tsubouchi, "CCD matched filter in spread spectrum communication," Proc. IEEE Int. Symp. on Personal, Indoor and Mobile Radio Communications, Vol. 1, Boston, pp. 396-400, Sep., 1998.
3. Y. Takeuchi, H. Taguma, M. Nara and A.Tago, "SS demodulator using SAW device for wireless LAN applications," IEICE Technical Report, CS94-50, pp.7-12, 1994.
4. T. Shibano, K. lizuka, M. Miyamoto, M. Osaka, R. Miyama and A.Kito, "Matched filter for DS-CDMA of up to 50Mchip/s based on sampled analog signal processing," IEEE International Solid-State Circuits Conf., Dig. Tech. Papers, pp. 100-101, Feb., 1997.
5. D. Senderowicz, S. Azuma, H, Matsui, K. Hara, S. Kawama, Y. Ohta, M. Miyamoto, and K. lizuka, "A 23-mW 256-Tap 8Msample/s QPSK Matched Filter for DS-CDMA Cellular Telephony Using Recycling Integrator Correlators," IEEE International Solid-State Circuits Conf., Dig. Tech. Papers, pp.354-355, Feb., 2000.
6. A. Okada and T. Shibata, "Neuron-MOS parallel associator for high-speed CDMA matched filter," Proc. 1999 IEEE Int. Symp. on Cir. and Syst., vol. 2, pp.H-392 - II-395, 1999
7. T. Yamasaki, T. Taguchi, and T. Shibata, "Low-Power CDMA Analog Matched Filters Based on Floating-Gate Technology," Proc. of The 2002 IEEE Int. Symp. on Cir. and Syst., pp.V-625-628, May, 2002.
8. T. Shitaba and T. Ohmi, "A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations," IEEE Trans. ED, vol. 39, No. 6, pp.1444-1455, 1992.
9. T. Sakai and T. Matsumoto, "Fast Parallel Spatial Filters using Floating-Gate Transistor Array," Proc. of the 1996 IEICE General Conf., C-580, Vol. C-2, pp. 196, March, 1996 [In Japanese].